diff -urN b/arch/arm/dts/imx6ull-ev-m2-simple.dts a/arch/arm/dts/imx6ull-ev-m2-simple.dts
--- b/arch/arm/dts/imx6ull-ev-m2-simple.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-m2-simple.dts	2022-07-28 14:57:28.929766982 +0300
@@ -0,0 +1,284 @@
+/*
+ * Copyright (C) 2021 Evodbg
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-M2 module 
+  * www.evodbg.net
+  * evodbg@gmail.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "Evodbg EV-iMX6ULL-M2-SIMPLE";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        regulator-always-on;
+                };
+    };
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+//                              MX6UL_PAD_CSI_MCLK__GPIO4_IO17                          /* 21 / CSI_MCLK */
+//                              MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                        /* 23 / CSI_PIXCLK */
+//                              MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                         /* 25 / CSI_VSYNC */
+//                              MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                     /* 26 / UART4_TX    */
+//                              MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                         /* 27 / CSI_HSYNC */
+//                              MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                     /* 28 / UART4_RX */
+//                              MX6UL_PAD_CSI_DATA00__GPIO4_IO21                        /* 29 / CSI_DATA00 */
+//                              MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30                     /* 30 / I2C2_SCL */
+//                              MX6UL_PAD_CSI_DATA01__GPIO4_IO22                        /* 31 / CSI_DATA01 */
+//                              MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31                     /* 32 / I2C2_SDA */
+//                              MX6UL_PAD_CSI_DATA02__GPIO4_IO23                        /* 33 / CSI_DATA02 */
+//                              MX6UL_PAD_LCD_DATA20__GPIO3_IO25                        /* 34 / ECSPI1_SCLK */
+//                              MX6UL_PAD_CSI_DATA03__GPIO4_IO24                        /* 35 / CSI_DATA03 */
+//                              MX6UL_PAD_LCD_DATA23__GPIO3_IO28                        /* 36 / ECSPI1_MISO */
+//                              MX6UL_PAD_CSI_DATA04__GPIO4_IO25                        /* 37 / CSI_DATA04 */
+//                              MX6UL_PAD_LCD_DATA22__GPIO3_IO27                        /* 38 / ECSPI1_MOSI */
+//                              MX6UL_PAD_CSI_DATA05__GPIO4_IO26                        /* 39 / CSI_DATA05 */
+//                              MX6UL_PAD_LCD_DATA21__GPIO3_IO26                        /* 40 / ECSPI1_SS0 */
+//                              MX6UL_PAD_CSI_DATA06__GPIO4_IO27                        /* 41 / CSI_DATA06 */
+//                              MX6UL_PAD_LCD_DATA05__GPIO3_IO10                        /* 42 / ECSPI1_SS1 */
+//                              MX6UL_PAD_CSI_DATA07__GPIO4_IO28                        /* 43 / CSI_DATA07 */
+//                              MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                     /* 45 / UART1_TX */
+//                              MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                     /* 47 / UART1_RX */
+//                              MX6UL_PAD_GPIO1_IO04__GPIO1_IO04                        /* 48 / PWM3 */
+//                              MX6UL_PAD_JTAG_MOD__GPIO1_IO10                          /* 49 / SPDIF_OUT */
+//                              MX6UL_PAD_JTAG_TCK__GPIO1_IO14                          /* 50 / SAI2_RXD */
+//                              MX6UL_PAD_SD1_CLK__GPIO2_IO17                           /* 51 / SD1_CLK */
+//                              MX6UL_PAD_JTAG_TMS__GPIO1_IO11                          /* 52 / SAI2_MCLK */
+//                              MX6UL_PAD_SD1_CMD__GPIO2_IO16                           /* 53 / SD1_CMD */
+//                              MX6UL_PAD_JTAG_TDI__GPIO1_IO13                          /* 54 / SAI2_BCLK */
+//                              MX6UL_PAD_SD1_DATA0__GPIO2_IO18                         /* 55 / SD1_DATA0 */
+//                              MX6UL_PAD_JTAG_TDO__GPIO1_IO12                          /* 56 / SAI2_SYNC */
+//                              MX6UL_PAD_SD1_DATA1__GPIO2_IO19                         /* 57 / SD1_DATA1 */
+//                              MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15                       /* 58 / SAI2_TXD */
+//                              MX6UL_PAD_SD1_DATA2__GPIO2_IO20                         /* 59 / SD1_DATA2 */
+//                              MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                     /* 60 / UART3_TX */
+//                              MX6UL_PAD_SD1_DATA3__GPIO2_IO21                         /* 61 / SD1_DATA3 */
+//                              MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                     /* 62 / UART3_RX */
+//                              MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                       /* 63 / SD1_CD */
+//                              MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                       /* 64 / UART3_RTS */
+//                              MX6UL_PAD_UART3_CTS_B__GPIO1_IO26                       /* 66 / UART3_CTS */
+//                              MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                     /* 68 / UART2_TX */
+//                              MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                        /* 69 / USB1_ID */
+//                              MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                     /* 70 / UART2_RX */
+//                              MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                       /* 72 / UART2_RTS */
+//                              MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                       /* 74 / UART2_CTS */
+// Full pin function list see in imx6ul-pinfunc.h and imx6ull-pinfunc.h.
+
+                                        
+                        >;
+                };              
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_TX_EN__ENET2_MDC        0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                                MX6UL_PAD_LCD_DATA18__GPIO3_IO23        0x1b0b0         // PHY Reset
+                        >;
+                };
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+            
+		pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-ev-m2-twin.dts a/arch/arm/dts/imx6ull-ev-m2-twin.dts
--- b/arch/arm/dts/imx6ull-ev-m2-twin.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-m2-twin.dts	2022-07-28 15:00:07.416509747 +0300
@@ -0,0 +1,481 @@
+/*
+ * Copyright (C) 2021 Evodbg
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-M2-MB2 module 
+  * www.evodbg.net
+  * contact evodbg@gmail.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "Evodbg EV-iMX6ULL-M2-TWIN";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+                        regulator-always-on;
+                };
+
+                reg_lcd_3v3: regulator-lcd {
+                        compatible = "regulator-fixed";
+                        reg = <4>;
+                        regulator-name = "lcd-3v3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        gpio = <&pcf8574a 5 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+                        regulator-always-on;
+                };
+            };
+
+                backlight: backlight {
+                        compatible = "gpio-backlight";
+                        pinctrl-names = "default";
+                        gpios = <&pcf8574a 0 1>;
+                        status = "okay";
+                };
+
+                leds    {
+                        compatible = "gpio-leds";
+                        pinctrl-names = "default";
+
+
+                    USER_LED1R {                                                        // Onboard User LED1 Red
+                        gpio = <&pcf8574a 0 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_RED";
+                        linux,default-trigger = "heartbeat";
+                        default-state = "on";
+                        };
+
+                    USER_LED1G {                                                        // Onboard User LED1 Green
+                        gpio = <&pcf8574a 1 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };
+
+                    USER_LED2R {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 2 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_BLUE";
+                        linux,default-trigger = "mmc0";
+                        default-state = "on";
+                        };
+
+                    USER_LED2G {                                                        // Onboard User LED2 Green
+                        gpio = <&pcf8574a 3 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_RED";
+                        linux,default-trigger = "mmc1";
+                        default-state = "on";
+                        };
+    };
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+&uart2 {                                        // UART2 RS485 mode
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart2>;
+        fsl,uart-has-rtscts;
+        rts-gpios = <&gpio1 4  GPIO_ACTIVE_HIGH>;
+        linux,rs485-enabled-at-boot-time;
+        status = "okay";
+};
+
+&uart3 {                                        // UART3 RS485 mode
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart3>;
+        fsl,uart-has-rtscts;
+        rts-gpios = <&gpio1 10  GPIO_ACTIVE_HIGH>;
+        linux,rs485-enabled-at-boot-time;
+        status = "okay";
+};
+
+&can1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan1>;
+        xceiver-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&can2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan2>;
+        xceiver-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&ecspi1 {
+        fsl,spi-num-chipselects = <1>;
+        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
+                    &gpio3 10 GPIO_ACTIVE_LOW
+                    >;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        status = "okay";
+
+        spidev@0 {
+                rotate = <90>;
+                bgr;
+                fps = <30>;
+                compatible = "ilitek,ili9341";
+                spi-max-frequency = <50000000>;
+                reg = <0>;
+                regwidth = <8>;
+                buswidth = <8>;
+                verbose = <3>;
+                dc-gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;    /* JTAG_TMS */
+                reset-gpios = <&gpio1 15 1>;
+                backlight = <&backlight>;
+                vbus-supply = <&reg_lcd_3v3>;
+            };
+
+        tsc2046@1 {                             // LCD Touchscreen
+                compatible = "ti,tsc2046";
+                reg = <1>;
+                spi-max-frequency = <1000000>;
+                pinctrl-names ="default";
+                interrupt-parent = <&gpio1>;
+                interrupts = <14 0>;
+                pendown-gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+                ti,x-min = /bits/ 16 <0>;
+                ti,x-max = /bits/ 16 <0>;
+                ti,y-min = /bits/ 16 <0>;
+                ti,y-max = /bits/ 16 <0>;
+                ti,pressure-max = /bits/ 16 <0>;
+                ti,x-plate-ohms = /bits/ 16 <400>;
+                wakeup-source;
+            };
+};
+
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+
+        pcf8574a: gpio@38 {                                     //GPIO Expander1 only out U12 (Mainboard)
+                                    // P0 - Backlight on/off
+                                    // P1 - LED4
+                                    // P2 - LED3
+                                    // P3 - LED2
+                                    // P4 - LED1
+                                    // P5 - LCD PWR on/off
+                                    // P6 - USB1 PWR on/off
+                                    // P7 - USB2 PWR on/off
+                compatible = "nxp,pcf8574a";
+                reg = <0x38>;                                   // PCF8574A Address -0-0-0
+                gpio-controller;
+                #gpio-cells = <2>;
+            };
+
+        pcf8563@51 {
+                compatible = "nxp,pcf8563";
+                reg = <0x51>;
+        };
+    
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+//                              MX6UL_PAD_CSI_MCLK__GPIO4_IO17                          /* 21 / CSI_MCLK */
+//                              MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                        /* 23 / CSI_PIXCLK */
+//                              MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                         /* 25 / CSI_VSYNC */
+//                              MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                     /* 26 / UART4_TX    */
+//                              MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                         /* 27 / CSI_HSYNC */
+//                              MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                     /* 28 / UART4_RX */
+//                              MX6UL_PAD_CSI_DATA00__GPIO4_IO21                        /* 29 / CSI_DATA00 */
+//                              MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30                     /* 30 / I2C2_SCL */
+//                              MX6UL_PAD_CSI_DATA01__GPIO4_IO22                        /* 31 / CSI_DATA01 */
+//                              MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31                     /* 32 / I2C2_SDA */
+//                              MX6UL_PAD_CSI_DATA02__GPIO4_IO23                        /* 33 / CSI_DATA02 */
+//                              MX6UL_PAD_LCD_DATA20__GPIO3_IO25                        /* 34 / ECSPI1_SCLK */
+//                              MX6UL_PAD_CSI_DATA03__GPIO4_IO24                        /* 35 / CSI_DATA03 */
+//                              MX6UL_PAD_LCD_DATA23__GPIO3_IO28                        /* 36 / ECSPI1_MISO */
+//                              MX6UL_PAD_CSI_DATA04__GPIO4_IO25                        /* 37 / CSI_DATA04 */
+//                              MX6UL_PAD_LCD_DATA22__GPIO3_IO27                        /* 38 / ECSPI1_MOSI */
+//                              MX6UL_PAD_CSI_DATA05__GPIO4_IO26                        /* 39 / CSI_DATA05 */
+//                              MX6UL_PAD_LCD_DATA21__GPIO3_IO26                        /* 40 / ECSPI1_SS0 */
+//                              MX6UL_PAD_CSI_DATA06__GPIO4_IO27                        /* 41 / CSI_DATA06 */
+//                              MX6UL_PAD_LCD_DATA05__GPIO3_IO10                        /* 42 / ECSPI1_SS1 */
+//                              MX6UL_PAD_CSI_DATA07__GPIO4_IO28                        /* 43 / CSI_DATA07 */
+//                              MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                     /* 45 / UART1_TX */
+//                              MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                     /* 47 / UART1_RX */
+//                              MX6UL_PAD_GPIO1_IO04__GPIO1_IO04                        /* 48 / PWM3 */
+//                              MX6UL_PAD_JTAG_MOD__GPIO1_IO10                          /* 49 / SPDIF_OUT */
+//                              MX6UL_PAD_JTAG_TCK__GPIO1_IO14                          /* 50 / SAI2_RXD */
+//                              MX6UL_PAD_SD1_CLK__GPIO2_IO17                           /* 51 / SD1_CLK */
+//                              MX6UL_PAD_JTAG_TMS__GPIO1_IO11                          /* 52 / SAI2_MCLK */
+//                              MX6UL_PAD_SD1_CMD__GPIO2_IO16                           /* 53 / SD1_CMD */
+//                              MX6UL_PAD_JTAG_TDI__GPIO1_IO13                          /* 54 / SAI2_BCLK */
+//                              MX6UL_PAD_SD1_DATA0__GPIO2_IO18                         /* 55 / SD1_DATA0 */
+//                              MX6UL_PAD_JTAG_TDO__GPIO1_IO12                          /* 56 / SAI2_SYNC */
+//                              MX6UL_PAD_SD1_DATA1__GPIO2_IO19                         /* 57 / SD1_DATA1 */
+//                              MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15                       /* 58 / SAI2_TXD */
+//                              MX6UL_PAD_SD1_DATA2__GPIO2_IO20                         /* 59 / SD1_DATA2 */
+//                              MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                     /* 60 / UART3_TX */
+//                              MX6UL_PAD_SD1_DATA3__GPIO2_IO21                         /* 61 / SD1_DATA3 */
+//                              MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                     /* 62 / UART3_RX */
+//                              MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                       /* 63 / SD1_CD */
+//                              MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                       /* 64 / UART3_RTS */
+//                              MX6UL_PAD_UART3_CTS_B__GPIO1_IO26                       /* 66 / UART3_CTS */
+//                              MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                     /* 68 / UART2_TX */
+//                              MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                        /* 69 / USB1_ID */
+//                              MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                     /* 70 / UART2_RX */
+//                              MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                       /* 72 / UART2_RTS */
+//                              MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                       /* 74 / UART2_CTS */
+// Full pin function list see in imx6ul-pinfunc.h and imx6ull-pinfunc.h.
+
+                                        
+                        >;
+                };              
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_TX_EN__ENET2_MDC        0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                                MX6UL_PAD_LCD_DATA18__GPIO3_IO23        0x1b0b0         // PHY Reset
+                        >;
+                };
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+
+                pinctrl_uart2: uart2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b1         
+                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b1
+                                MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b1                        
+                        >;
+                };
+
+                pinctrl_uart3: uart3grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1         
+                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1
+                                MX6UL_PAD_JTAG_MOD__GPIO1_IO10          0x1b0b1                                
+                        >;
+                };
+
+                pinctrl_ecspi1: spi1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK       0x1b0b1         /* ok */
+                                MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI       0x1b0b1
+                                MX6UL_PAD_LCD_DATA23__ECSPI1_MISO       0x1b0b1
+                                MX6UL_PAD_LCD_DATA21__GPIO3_IO26        0x1b0b1         /* CS0 */
+                                MX6UL_PAD_LCD_DATA05__GPIO3_IO10        0x1b0b1         /* CS1 */
+                         >;
+                };        
+
+
+                pinctrl_flexcan1: flexcan1grp{
+                        fsl,pins = <
+                                MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX      0x1b020
+                                MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX      0x1b020
+                        >;
+                };
+
+
+                pinctrl_flexcan2: flexcan2grp{
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX      0x1b020
+                                MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX      0x1b020
+                        >;
+                };
+
+
+            
+		        pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-ev-nano.dts a/arch/arm/dts/imx6ull-ev-nano.dts
--- b/arch/arm/dts/imx6ull-ev-nano.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-nano.dts	2022-07-28 15:01:58.310371401 +0300
@@ -0,0 +1,296 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2021 Evodbg
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+// contact: evodbg@gmail.com
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Evodbg EV-iMX6UL-NANO module";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x20000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+
+	leds    {
+                        compatible = "gpio-leds";  
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_led>; 
+
+                    led_module_green:led_green {                                                          // TE Green LED
+                        gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+                        label = "ledM:green";
+                        default-state = "off";
+                        };
+                    led_module_red:led_red {                                                              // TE Red LED
+                        gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                        label = "ledM:red";
+                        default-state = "off";
+                        };
+                    led_module_blue:led_blue {                                                            // TE Blue LED
+                        gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+                        label = "ledM:blue";
+                        default-state = "on";
+                        linux,default-trigger = "heartbeat";
+                        };
+	};		
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			reg = <0>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+		>;
+	};							
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
+            MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1F829
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/imx6ull-ev-nano-tira.dts a/arch/arm/dts/imx6ull-ev-nano-tira.dts
--- b/arch/arm/dts/imx6ull-ev-nano-tira.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-nano-tira.dts	2022-07-28 15:00:48.833226512 +0300
@@ -0,0 +1,485 @@
+/*
+ * Copyright (C) 2021 Evodbg
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-NANO 
+  * www.evodbg.net
+  * contact  otladka.com.ua
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "Evodbg EV-iMX6UL-TIRA";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+                reg_can_xcvr: regulator-canxcvr {
+                        compatible = "regulator-fixed";
+                        reg = <4>;
+                        regulator-name = "CAN XCVR";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+    		    };
+
+    		    reg_3p3v: regulator-3p3v {
+                        compatible = "regulator-fixed";
+                        reg = <9>;
+                        regulator-name = "3P3V";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                        regulator-boot-on;
+                };
+
+
+    };
+
+        leds    {
+                        compatible = "gpio-leds";
+                        pinctrl-names = "default";                        
+
+                    USER_LED1R {                                                        // Onboard User LED1 Red
+                        gpio = <&pcf8574a 0 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_RED";
+                        linux,default-trigger = "20b4000.ethernet-1:01:link";
+                        default-state = "off";
+                        };    
+
+                    USER_LED1G {                                                        // Onboard User LED1 Green
+                        gpio = <&pcf8574a 1 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };        
+
+                    USER_LED1B {                                                        // Onboard User LED1 Blue
+                        gpio = <&pcf8574a 2 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_BLUE";
+                        linux,default-trigger = "20b4000.ethernet-1:01:100Mbps";
+                        default-state = "off";
+                        };                                
+
+                    USER_LED2R {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 3 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_RED";
+                        linux,default-trigger = "20b4000.ethernet-1:00:link";
+                        default-state = "off";
+                        };     
+
+                    USER_LED2G {                                                        // Onboard User LED2 Green
+                        gpio = <&pcf8574a 4 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };   
+
+                    USER_LED2B {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 5 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_BLUE";
+                        linux,default-trigger = "20b4000.ethernet-1:00:100Mbps";
+                        default-state = "off";
+                        };                                                          
+        };
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+
+&uart2 {                                        // UART2 - RS485 interface pins 17+19+50 (mux with CAN)
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart2>;
+        uart-has-rtscts;
+        status = "okay";
+};
+
+&uart3 {                                        // UART3 - pins 21 + 23
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart3>;
+        status = "okay";
+};
+
+&uart4 {                                        // UART4 - pins 28 + 30
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart4>;
+        status = "okay";
+};
+
+
+&uart5 {                                        
+        pinctrl-names = "default";              // UART5 - pins 36 + 38
+        pinctrl-0 = <&pinctrl_uart5>;
+        status = "okay";
+};
+
+
+
+&ecspi1 {   
+        fsl,spi-num-chipselects = <1>;          
+        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
+		            >;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        status = "okay";
+
+        spidev0: spi@0 {
+                compatible = "spidev";
+                reg = <0>;
+                spi-max-frequency = <15000000>;
+                };
+};
+
+
+&can1 {
+        pinctrl-names = "default";              // CAN1 - pins 44 + 46
+        pinctrl-0 = <&pinctrl_flexcan1>;
+        xceiver-supply = <&reg_can_xcvr>;
+        status = "okay";
+};
+
+
+&fec1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet1>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy0>;
+        status = "okay";
+};
+
+
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy0: ethernet-phy@0 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <1>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+
+	pcf8574a: gpio@38 {                                     //GPIO Expander1 only out U12 (Mainboard)
+                                    // P0 - LED 1 Red
+                                    // P1 - LED 1 Green
+                                    // P2 - LED 1 Blue
+                	                // P3 - LED 2 Red
+                                    // P4 - LED 2 Green
+                    	            // P5 - LED 2 Blue
+                                    // P6 - USB1 Power Enale
+                                    // P7 - USB2 Power Enable
+                compatible = "nxp,pcf8574a";
+                reg = <0x38>;                                   // PCF8574A Address -0-0-0
+                gpio-controller;
+                #gpio-cells = <2>;
+                };
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+
+                                // MX6UL_PAD_SD1_CLK__GPIO2_IO17                          4
+                                // MX6UL_PAD_SD1_CMD__GPIO2_IO16                          6
+                                // MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                       7
+                                // MX6UL_PAD_SD1_DATA0__GPIO2_IO18                        8
+                                // MX6UL_PAD_SD1_DATA1__GPIO2_IO19                       10
+                                // MX6UL_PAD_SD1_DATA2__GPIO2_IO20                       12
+                                // MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                   13
+                                // MX6UL_PAD_SD1_DATA3__GPIO2_IO21                       14
+                                // MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                   15
+                                // MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                     16
+                                // MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                   17
+                                // MX6UL_PAD_CSI_DATA04__GPIO4_IO25                      18
+                                // MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                   19
+                                // MX6UL_PAD_CSI_DATA07__GPIO4_IO28                      20
+                                // MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                   21
+                                // MX6UL_PAD_CSI_DATA06__GPIO4_IO27                      22
+                                // MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                   23
+                                // MX6UL_PAD_CSI_DATA05__GPIO4_IO26                      24
+                                // MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                      25
+                                // MX6UL_PAD_LCD_DATA05__GPIO3_IO10                      26
+                                // MX6UL_PAD_CSI_MCLK__GPIO4_IO17                        27
+                                // MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                   28
+                                // MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                   30
+                                // MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                     32
+                                // MX6UL_PAD_CSI_DATA02__GPIO4_IO23                      34
+                                // MX6UL_PAD_CSI_DATA01__GPIO4_IO22                      36
+                                // MX6UL_PAD_CSI_DATA00__GPIO4_IO21                      38
+                                // MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                       40
+                                // MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                       42
+                                // MX6UL_PAD_LCD_DATA09__GPIO3_IO14                      44
+                                // MX6UL_PAD_LCD_DATA08__GPIO3_IO13                      46
+                                // MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                     48
+                                // MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                     50
+                                        
+                        >;
+                };
+              
+                pinctrl_enet1: enet1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
+                                MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01      0x0b0b0
+                        >;
+                };
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                        >;
+                };
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_ecspi1: spi1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK       0x1b0b1
+                                MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI       0x1b0b1
+                                MX6UL_PAD_CSI_DATA07__ECSPI1_MISO       0x1b0b1
+                                MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x1b0b0         // SPI1_SS0
+                                MX6UL_PAD_LCD_DATA05__GPIO3_IO10        0x1b0b0         // SPI1_SS1
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+
+                pinctrl_uart2: uart2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b0         
+                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b0
+                                MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS  0x1b0b0       
+                        >;
+                };
+
+                pinctrl_uart3: uart3grp {
+                        fsl,pins = <        
+                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
+                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1   
+
+                        >;
+                };
+
+                pinctrl_uart4: uart4grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b0        
+                                MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b0
+                        >;
+                };
+
+                pinctrl_uart5: uart5grp {                                               
+                        fsl,pins = <   
+                                MX6UL_PAD_CSI_DATA01__UART5_DCE_RX      0x1b0b1
+                                MX6UL_PAD_CSI_DATA00__UART5_DCE_TX      0x1b0b1        
+                        >;
+                };
+
+                pinctrl_flexcan1: flexcan1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX      0x0b0b0
+                                MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX      0x0b0b0
+                >;
+                };
+            
+/* USDH1 - WIFI */
+		pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-te-nano-1024mb.dts a/arch/arm/dts/imx6ull-te-nano-1024mb.dts
--- b/arch/arm/dts/imx6ull-te-nano-1024mb.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-te-nano-1024mb.dts	2022-07-21 19:58:54.093455936 +0300
@@ -0,0 +1,295 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2012-2022 Tachyon Energy
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Tachyon Energy TE-iMX6ULL-NANO 1024MB DDR3L module";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+        reg = <0x80000000 0x40000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+
+	leds    {
+                        compatible = "gpio-leds";  
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_led>; 
+
+                    led_module_green:led_green {                                                          // TE Green LED
+                        gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+                        label = "ledM:green";
+                        default-state = "off";
+                        };
+                    led_module_red:led_red {                                                              // TE Red LED
+                        gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                        label = "ledM:red";
+                        default-state = "off";
+                        };
+                    led_module_blue:led_blue {                                                            // TE Blue LED
+                        gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+                        label = "ledM:blue";
+                        default-state = "on";
+                        linux,default-trigger = "heartbeat";
+                        };
+	};		
+};
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			reg = <0>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+		>;
+	};							
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
+            MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1F829
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/imx6ull-te-nano-cpu-v1.dts a/arch/arm/dts/imx6ull-te-nano-cpu-v1.dts
--- b/arch/arm/dts/imx6ull-te-nano-cpu-v1.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-te-nano-cpu-v1.dts	2023-08-31 14:57:37.583802987 +0300
@@ -0,0 +1,320 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2012-2022 Tachyon Energy
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Tachyon Energy TE-iMX6ULL-NANO-CPU-V1";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x20000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+
+	gpio-keys {
+                compatible = "gpio-keys";
+				pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_gpio_keys>;
+                button0 {
+                        label = "button3";
+			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;	/* Rev 2A */
+                        linux,code = <KEY_F1>; /* button0 */
+                };
+        };
+
+
+	leds    {
+                        compatible = "gpio-leds";  
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_led>; 
+
+                    led_module_green:led_green {                                                          // TE Green LED
+                        gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+                        label = "ledM:green";
+                        default-state = "off";
+                        };
+                    led_module_red:led_red {                                                              // TE Red LED
+                        gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                        label = "ledM:red";
+                        default-state = "off";
+                        };
+                    led_module_blue:led_blue {                                                            // TE Blue LED
+                        gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+                        label = "ledM:blue";
+                        default-state = "on";
+                        linux,default-trigger = "heartbeat";
+                        };
+	};		
+};
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy1>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@1 {
+			reg = <1>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	bus-width = <8>;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+			
+		>;
+	};	
+
+	pinctrl_gpio_keys: gpiokeys {
+        fsl,pins = <
+            MX6UL_PAD_JTAG_MOD__GPIO1_IO10 			0xb0a0			/* Soft button 			 */
+        >;
+    };
+						
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+            MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+            MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+            MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/imx6ull-te-nano-cpu-v2.dts a/arch/arm/dts/imx6ull-te-nano-cpu-v2.dts
--- b/arch/arm/dts/imx6ull-te-nano-cpu-v2.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-te-nano-cpu-v2.dts	2023-08-31 14:57:02.635022392 +0300
@@ -0,0 +1,320 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2012-2022 Tachyon Energy
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Tachyon Energy TE-iMX6ULL-NANO-CPU-V2";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x20000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+
+	gpio-keys {
+                compatible = "gpio-keys";
+				pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_gpio_keys>;
+                button0 {
+                        label = "button3";
+			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;	/* Rev 2A */
+                        linux,code = <KEY_F1>; /* button0 */
+                };
+        };
+
+
+	leds    {
+                        compatible = "gpio-leds";  
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_led>; 
+
+                    led_module_green:led_green {                                                          // TE Green LED
+                        gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+                        label = "ledM:green";
+                        default-state = "off";
+                        };
+                    led_module_red:led_red {                                                              // TE Red LED
+                        gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                        label = "ledM:red";
+                        default-state = "off";
+                        };
+                    led_module_blue:led_blue {                                                            // TE Blue LED
+                        gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+                        label = "ledM:blue";
+                        default-state = "on";
+                        linux,default-trigger = "heartbeat";
+                        };
+	};		
+};
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy1>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@1 {
+			reg = <1>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	bus-width = <8>;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+			
+		>;
+	};	
+
+	pinctrl_gpio_keys: gpiokeys {
+        fsl,pins = <
+            MX6UL_PAD_JTAG_MOD__GPIO1_IO10 			0xb0a0			/* Soft button 			 */
+        >;
+    };
+						
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+            MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+            MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+            MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/imx6ull-te-nano.dts a/arch/arm/dts/imx6ull-te-nano.dts
--- b/arch/arm/dts/imx6ull-te-nano.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-te-nano.dts	2022-07-21 19:59:14.209806935 +0300
@@ -0,0 +1,295 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2012-2022 Tachyon Energy
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Tachyon Energy TE-iMX6ULL-NANO 512MB DDR3L module";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x20000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+
+	leds    {
+                        compatible = "gpio-leds";  
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_led>; 
+
+                    led_module_green:led_green {                                                          // TE Green LED
+                        gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+                        label = "ledM:green";
+                        default-state = "off";
+                        };
+                    led_module_red:led_red {                                                              // TE Red LED
+                        gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                        label = "ledM:red";
+                        default-state = "off";
+                        };
+                    led_module_blue:led_blue {                                                            // TE Blue LED
+                        gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+                        label = "ledM:blue";
+                        default-state = "on";
+                        linux,default-trigger = "heartbeat";
+                        };
+	};		
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			reg = <0>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+		>;
+	};							
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
+            MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1F829
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/imx6ull-te-sodimm-1024mb.dts a/arch/arm/dts/imx6ull-te-sodimm-1024mb.dts
--- b/arch/arm/dts/imx6ull-te-sodimm-1024mb.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-te-sodimm-1024mb.dts	2022-07-21 19:59:29.610075566 +0300
@@ -0,0 +1,273 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2012-2022 Tachyon Energy
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Tachyon Energy TE-iMX6ULL-SODIMM 1024MB module";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x40000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			reg = <0>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+		>;
+	};							
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
+            MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1F829
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/imx6ull-te-sodimm.dts a/arch/arm/dts/imx6ull-te-sodimm.dts
--- b/arch/arm/dts/imx6ull-te-sodimm.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-te-sodimm.dts	2022-07-21 19:59:39.482247739 +0300
@@ -0,0 +1,273 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Copyright (C) 2012-2022 Tachyon Energy
+// Copyright (C) 2016 Freescale Semiconductor, Inc.
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+    model = "Tachyon Energy TE-iMX6ULL-SODIMM 512MB module";
+    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x20000000>;
+	};
+
+
+
+	reg_sd1_vmmc: regulator-sd1-vmmc {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+
+	};
+
+
+	usbotg1_vbus: reg_usbotg1_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb0";
+	};
+
+	usbotg2_vbus: reg_usbotg2_vbus {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+		regulator-max-microvolt = <5000000>;
+		regulator-min-microvolt = <5000000>;
+		regulator-name = "usb1";
+	};
+};
+
+
+&clks {
+        assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
+        assigned-clock-rates = <320000000>;
+};
+
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pcf8574a: gpio@38 {
+		compatible = "nxp,pcf8574a";
+		#gpio-cells = <2>;
+		gpio-controller;
+		reg = <0x38>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+		mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			reg = <0>;
+			compatible = "ethernet-phy-ieee802.3-c22";
+
+		};
+	};
+};
+
+
+&qspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi>;
+	status = "okay";
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		reg = <0>;
+	};
+};
+
+
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+    vbus-supply = <&usbotg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+    vbus-supply = <&usbotg2_vbus>;
+	status = "okay";
+};
+
+&usbphy1 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usbphy2 {
+	fsl,tx-d-cal = <106>;
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+	keep-power-in-suspend;
+	wakeup-source;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	broken-cd;
+	keep-power-in-suspend;
+	wakeup-source;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_led: ledgrp {
+        fsl,pins = <
+            MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+            MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+            MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+		>;
+	};							
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
+            MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1F829
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+
+		>;
+	};
+
+	pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+
+		>;
+	};
+
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
+		>;
+	};
+
+
+
+
+	pinctrl_qspi: qspigrp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
+			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
+			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
+			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
+			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
+			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
+		>;
+	};
+
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
+		>;
+	};
+};
diff -urN b/arch/arm/dts/Makefile a/arch/arm/dts/Makefile
--- b/arch/arm/dts/Makefile	2022-01-10 20:46:34.000000000 +0200
+++ a/arch/arm/dts/Makefile	2023-08-31 14:58:10.056527317 +0300
@@ -838,6 +838,16 @@
 
 dtb-$(CONFIG_MX6ULL) += \
 	imx6ull-14x14-evk.dtb \
+	imx6ull-ev-nano.dtb \
+	imx6ull-ev-nano-tira.dtb \
+	imx6ull-ev-m2-simple.dtb \
+	imx6ull-ev-m2-twin.dtb \
+	imx6ull-te-nano-1024mb.dtb \
+	imx6ull-te-nano.dtb \
+	imx6ull-te-nano-cpu-v1.dtb \
+	imx6ull-te-nano-cpu-v2.dtb \
+	imx6ull-te-sodimm-1024mb.dtb \
+	imx6ull-te-sodimm.dtb \
 	imx6ull-colibri.dtb \
 	imx6ull-colibri-emmc.dtb \
 	imx6ull-myir-mys-6ulx-eval.dtb \
diff -urN b/arch/arm/mach-imx/mx6/Kconfig a/arch/arm/mach-imx/mx6/Kconfig
--- b/arch/arm/mach-imx/mx6/Kconfig	2022-01-10 20:46:34.000000000 +0200
+++ a/arch/arm/mach-imx/mx6/Kconfig	2023-08-31 14:46:30.256589337 +0300
@@ -440,6 +440,104 @@
 	select DM_THERMAL
 	imply CMD_DM
 
+config TARGET_EV_IMX6ULL
+        bool "Support Evodbg EV-iMX6UL-NANO"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_EV_IMX6ULL_M2
+        bool "Support Evodbg EV-iMX6UL-M2"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+
+config TARGET_TE_IMX6ULL_NANO
+        bool "Support TE-iMX6UL-NANO 512MB DDR3"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_TE_IMX6ULL_NANO_1024MB
+        bool "Support TE-iMX6UL-NANO 1024MB DDR3"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_TE_IMX6ULL_SODIMM
+        bool "Support TE-iMX6UL-SODIMM 512MB DDR3"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_TE_IMX6ULL_SODIMM_1024MB
+        bool "Support TE-iMX6UL-SODIMM 1024MB DDR3"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_TE_IMX6ULL_NANO_CPU_V1
+        bool "Support TE-iMX6UL-NANO-CPU-V1 PLC"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_TE_IMX6ULL_NANO_CPU_V2
+        bool "Support TE-iMX6UL-NANO-CPU-V2 PLC"
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+
 config TARGET_MYS_6ULX
 	bool "MYiR MYS-6ULX"
 	depends on MX6ULL
@@ -665,6 +763,8 @@
 source "board/embest/mx6boards/Kconfig"
 source "board/engicam/imx6q/Kconfig"
 source "board/engicam/imx6ul/Kconfig"
+source "board/evodbg/ev-imx6ul-nano/Kconfig"
+source "board/evodbg/ev-imx6ul-m2/Kconfig"
 source "board/freescale/mx6memcal/Kconfig"
 source "board/freescale/mx6sabreauto/Kconfig"
 source "board/freescale/mx6sabresd/Kconfig"
@@ -686,6 +786,12 @@
 source "board/logicpd/imx6/Kconfig"
 source "board/solidrun/mx6cuboxi/Kconfig"
 source "board/somlabs/visionsom-6ull/Kconfig"
+source "board/tachyon/te-imx6ull-nano/Kconfig"
+source "board/tachyon/te-imx6ull-nano-1024mb/Kconfig"
+source "board/tachyon/te-imx6ull-sodimm/Kconfig"
+source "board/tachyon/te-imx6ull-sodimm-1024mb/Kconfig"
+source "board/tachyon/te-imx6ull-nano-cpu-v1/Kconfig"
+source "board/tachyon/te-imx6ull-nano-cpu-v2/Kconfig"
 source "board/technexion/pico-imx6/Kconfig"
 source "board/technexion/pico-imx6ul/Kconfig"
 source "board/tbs/tbs2910/Kconfig"
diff -urN b/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c a/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c
--- b/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c	2022-07-22 13:28:46.395572002 +0300
@@ -0,0 +1,146 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+		/*
+		 * Use 50MHz anatop loopback REF_CLK1 for ENET1,
+		 * clear gpr1[13], set gpr1[17].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+				IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	gpio_request(IMX_GPIO_NR(3, 23), "fec1 reset");
+	gpio_direction_output(IMX_GPIO_NR(3, 23) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 23) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 23) , 1);
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: EV-iMX6UL-M2\n");
+
+	return 0;
+}
diff -urN b/board/evodbg/ev-imx6ul-m2/imximage.cfg a/board/evodbg/ev-imx6ul-m2/imximage.cfg
--- b/board/evodbg/ev-imx6ul-m2/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/imximage.cfg	2022-07-20 15:42:20.195909287 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ * 0x021B0000 0x84180000 = 512MB, 0x021B0000 0x85180000 = 1024MB
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+#ifdef CONFIG_IMX_OPTEE
+DATA 4 0x20e4024 0x00000001
+CHECK_BITS_SET 4 0x20e4024 0x1
+#endif
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000004
+DATA 4 0x021B083C 0x41640158
+DATA 4 0x021B0848 0x40403237
+DATA 4 0x021B0850 0x40403C33
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/evodbg/ev-imx6ul-m2/Kconfig a/board/evodbg/ev-imx6ul-m2/Kconfig
--- b/board/evodbg/ev-imx6ul-m2/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/Kconfig	2022-07-22 13:22:11.724957522 +0300
@@ -0,0 +1,15 @@
+if TARGET_EV_IMX6ULL_M2
+
+config SYS_BOARD
+	default "ev-imx6ul-m2"
+
+config SYS_VENDOR
+	default "evodbg"
+
+config SYS_CONFIG_NAME
+	default "ev-imx6ul-m2"
+
+config IMX_CONFIG
+	default "board/evodbg/ev-imx6ul-m2/imximage.cfg"
+
+endif
diff -urN b/board/evodbg/ev-imx6ul-m2/MAINTAINERS a/board/evodbg/ev-imx6ul-m2/MAINTAINERS
--- b/board/evodbg/ev-imx6ul-m2/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/MAINTAINERS	2022-07-22 13:23:31.498281598 +0300
@@ -0,0 +1,6 @@
+EV_IMX6ULL_M2 BOARD
+M:	Ruslan Sariev <info@evodbg.net>
+S:	Maintained
+F:	board/evodbg/ev-imx6ul-m2/
+F:	include/configs/ev-imx6ul-m2.h
+F:	configs/ev-imx6ul-m2_defconfig
diff -urN b/board/evodbg/ev-imx6ul-m2/Makefile a/board/evodbg/ev-imx6ul-m2/Makefile
--- b/board/evodbg/ev-imx6ul-m2/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/Makefile	2022-07-22 13:23:54.290661348 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := ev-imx6ul-m2.o
diff -urN b/board/evodbg/ev-imx6ul-m2/plugin.S a/board/evodbg/ev-imx6ul-m2/plugin.S
--- b/board/evodbg/ev-imx6ul-m2/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c a/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c
--- b/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c	2022-07-22 13:36:44.407715427 +0300
@@ -0,0 +1,156 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	if (fec_id == 0) {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK1 for ENET1,
+		 * clear gpr1[13], set gpr1[17].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+				IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+	} else {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK2 for ENET2,
+		 * clear gpr1[14], set gpr1[18].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+				IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+	}
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	gpio_request(IMX_GPIO_NR(5, 1), "fec01 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 1);
+
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: EV-iMX6UL-NANO\n");
+
+	return 0;
+}
diff -urN b/board/evodbg/ev-imx6ul-nano/imximage.cfg a/board/evodbg/ev-imx6ul-nano/imximage.cfg
--- b/board/evodbg/ev-imx6ul-nano/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/imximage.cfg	2022-07-20 15:42:20.195909287 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ * 0x021B0000 0x84180000 = 512MB, 0x021B0000 0x85180000 = 1024MB
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+#ifdef CONFIG_IMX_OPTEE
+DATA 4 0x20e4024 0x00000001
+CHECK_BITS_SET 4 0x20e4024 0x1
+#endif
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000004
+DATA 4 0x021B083C 0x41640158
+DATA 4 0x021B0848 0x40403237
+DATA 4 0x021B0850 0x40403C33
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/evodbg/ev-imx6ul-nano/Kconfig a/board/evodbg/ev-imx6ul-nano/Kconfig
--- b/board/evodbg/ev-imx6ul-nano/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/Kconfig	2022-07-22 13:30:48.905649632 +0300
@@ -0,0 +1,15 @@
+if TARGET_EV_IMX6ULL
+
+config SYS_BOARD
+	default "ev-imx6ul-nano"
+
+config SYS_VENDOR
+	default "evodbg"
+
+config SYS_CONFIG_NAME
+	default "ev-imx6ul-nano"
+
+config IMX_CONFIG
+	default "board/evodbg/ev-imx6ul-nano/imximage.cfg"
+
+endif
diff -urN b/board/evodbg/ev-imx6ul-nano/MAINTAINERS a/board/evodbg/ev-imx6ul-nano/MAINTAINERS
--- b/board/evodbg/ev-imx6ul-nano/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/MAINTAINERS	2022-07-22 13:32:10.283033922 +0300
@@ -0,0 +1,6 @@
+EV_IMX6ULL BOARD
+M:	Ruslan Sariev <info@evodbg.net>
+S:	Maintained
+F:	board/evodbg/ev-imx6ul-nano/
+F:	include/configs/ev-imx6ul-nano.h
+F:	configs/ev-imx6ul-nano_defconfig
diff -urN b/board/evodbg/ev-imx6ul-nano/Makefile a/board/evodbg/ev-imx6ul-nano/Makefile
--- b/board/evodbg/ev-imx6ul-nano/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/Makefile	2022-07-22 13:32:30.551379168 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := ev-imx6ul-nano.o
diff -urN b/board/evodbg/ev-imx6ul-nano/plugin.S a/board/evodbg/ev-imx6ul-nano/plugin.S
--- b/board/evodbg/ev-imx6ul-nano/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-nano/imximage.cfg a/board/tachyon/te-imx6ull-nano/imximage.cfg
--- b/board/tachyon/te-imx6ull-nano/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano/imximage.cfg	2022-07-20 15:42:20.195909287 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ * 0x021B0000 0x84180000 = 512MB, 0x021B0000 0x85180000 = 1024MB
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+#ifdef CONFIG_IMX_OPTEE
+DATA 4 0x20e4024 0x00000001
+CHECK_BITS_SET 4 0x20e4024 0x1
+#endif
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000004
+DATA 4 0x021B083C 0x41640158
+DATA 4 0x021B0848 0x40403237
+DATA 4 0x021B0850 0x40403C33
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/tachyon/te-imx6ull-nano/Kconfig a/board/tachyon/te-imx6ull-nano/Kconfig
--- b/board/tachyon/te-imx6ull-nano/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano/Kconfig	2022-07-21 17:32:58.521684590 +0300
@@ -0,0 +1,15 @@
+if TARGET_TE_IMX6ULL_NANO
+
+config SYS_BOARD
+	default "te-imx6ull-nano"
+
+config SYS_VENDOR
+	default "tachyon"
+
+config SYS_CONFIG_NAME
+	default "te-imx6ull-nano"
+
+config IMX_CONFIG
+	default "board/tachyon/te-imx6ull-nano/imximage.cfg"
+
+endif
diff -urN b/board/tachyon/te-imx6ull-nano/MAINTAINERS a/board/tachyon/te-imx6ull-nano/MAINTAINERS
--- b/board/tachyon/te-imx6ull-nano/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano/MAINTAINERS	2023-08-31 16:32:42.829664202 +0300
@@ -0,0 +1,6 @@
+TE_IMX6ULL_NANO BOARD
+M:      John Donne <j.donne@tachyon.energy>
+S:	Maintained
+F:	board/tachyon/te-imx6ull-nano/
+F:	include/configs/te-imx6ull-nano.h
+F:	configs/te-imx6ull-nano_defconfig
diff -urN b/board/tachyon/te-imx6ull-nano/Makefile a/board/tachyon/te-imx6ull-nano/Makefile
--- b/board/tachyon/te-imx6ull-nano/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano/Makefile	2022-07-21 17:36:50.609840652 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := te-imx6ull-nano.o
diff -urN b/board/tachyon/te-imx6ull-nano/plugin.S a/board/tachyon/te-imx6ull-nano/plugin.S
--- b/board/tachyon/te-imx6ull-nano/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-nano/te-imx6ull-nano.c a/board/tachyon/te-imx6ull-nano/te-imx6ull-nano.c
--- b/board/tachyon/te-imx6ull-nano/te-imx6ull-nano.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano/te-imx6ull-nano.c	2022-07-21 19:54:04.440388243 +0300
@@ -0,0 +1,163 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	if (fec_id == 0) {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK1 for ENET1,
+		 * clear gpr1[13], set gpr1[17].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+				IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+	} else {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK2 for ENET2,
+		 * clear gpr1[14], set gpr1[18].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+				IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+	}
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	gpio_request(IMX_GPIO_NR(5, 7), "fec0 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+
+	gpio_request(IMX_GPIO_NR(3, 20), "fec1 reset");
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: TE-iMX6ULL-NANO\n");
+
+	return 0;
+}
diff -urN b/board/tachyon/te-imx6ull-nano-1024mb/imximage-1024mb.cfg a/board/tachyon/te-imx6ull-nano-1024mb/imximage-1024mb.cfg
--- b/board/tachyon/te-imx6ull-nano-1024mb/imximage-1024mb.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-1024mb/imximage-1024mb.cfg	2021-03-05 09:05:56.000000000 +0200
@@ -0,0 +1,114 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ull_ddr3_val/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00150019
+DATA 4 0x021B083C 0x41550153
+DATA 4 0x021B0848 0x40403A3E
+DATA 4 0x021B0850 0x40402F2A
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00211740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000005F
+DATA 4 0x021B0000 0x85180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+#endif
diff -urN b/board/tachyon/te-imx6ull-nano-1024mb/Kconfig a/board/tachyon/te-imx6ull-nano-1024mb/Kconfig
--- b/board/tachyon/te-imx6ull-nano-1024mb/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-1024mb/Kconfig	2022-07-21 20:11:32.850649027 +0300
@@ -0,0 +1,15 @@
+if TARGET_TE_IMX6ULL_NANO_1024MB
+
+config SYS_BOARD
+	default "te-imx6ull-nano-1024mb"
+
+config SYS_VENDOR
+	default "tachyon"
+
+config SYS_CONFIG_NAME
+	default "te-imx6ull-nano-1024mb"
+
+config IMX_CONFIG
+	default "board/tachyon/te-imx6ull-nano/imximage-1024mb.cfg"
+
+endif
diff -urN b/board/tachyon/te-imx6ull-nano-1024mb/MAINTAINERS a/board/tachyon/te-imx6ull-nano-1024mb/MAINTAINERS
--- b/board/tachyon/te-imx6ull-nano-1024mb/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-1024mb/MAINTAINERS	2023-08-31 16:32:55.997965397 +0300
@@ -0,0 +1,6 @@
+TE_IMX6ULL_NANO_1024MB BOARD
+M:      John Donne <j.donne@tachyon.energy>
+S:	Maintained
+F:	board/tachyon/te-imx6ull-nano-1024mb/
+F:	include/configs/te-imx6ull-nano-1024mb.h
+F:	configs/te-imx6ull-nano-1024mb_defconfig
diff -urN b/board/tachyon/te-imx6ull-nano-1024mb/Makefile a/board/tachyon/te-imx6ull-nano-1024mb/Makefile
--- b/board/tachyon/te-imx6ull-nano-1024mb/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-1024mb/Makefile	2022-07-21 17:38:21.379449533 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := te-imx6ull-nano-1024mb.o
diff -urN b/board/tachyon/te-imx6ull-nano-1024mb/plugin.S a/board/tachyon/te-imx6ull-nano-1024mb/plugin.S
--- b/board/tachyon/te-imx6ull-nano-1024mb/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-1024mb/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-nano-1024mb/te-imx6ull-nano-1024mb.c a/board/tachyon/te-imx6ull-nano-1024mb/te-imx6ull-nano-1024mb.c
--- b/board/tachyon/te-imx6ull-nano-1024mb/te-imx6ull-nano-1024mb.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-1024mb/te-imx6ull-nano-1024mb.c	2022-07-21 19:54:22.976713506 +0300
@@ -0,0 +1,163 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	if (fec_id == 0) {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK1 for ENET1,
+		 * clear gpr1[13], set gpr1[17].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+				IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+	} else {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK2 for ENET2,
+		 * clear gpr1[14], set gpr1[18].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+				IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+	}
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	gpio_request(IMX_GPIO_NR(5, 7), "fec0 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+
+	gpio_request(IMX_GPIO_NR(3, 20), "fec1 reset");
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: TE-iMX6ULL-NANO\n");
+
+	return 0;
+}
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v1/imximage.cfg a/board/tachyon/te-imx6ull-nano-cpu-v1/imximage.cfg
--- b/board/tachyon/te-imx6ull-nano-cpu-v1/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v1/imximage.cfg	2022-07-20 15:42:20.195909287 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ * 0x021B0000 0x84180000 = 512MB, 0x021B0000 0x85180000 = 1024MB
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+#ifdef CONFIG_IMX_OPTEE
+DATA 4 0x20e4024 0x00000001
+CHECK_BITS_SET 4 0x20e4024 0x1
+#endif
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000004
+DATA 4 0x021B083C 0x41640158
+DATA 4 0x021B0848 0x40403237
+DATA 4 0x021B0850 0x40403C33
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v1/Kconfig a/board/tachyon/te-imx6ull-nano-cpu-v1/Kconfig
--- b/board/tachyon/te-imx6ull-nano-cpu-v1/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v1/Kconfig	2022-07-21 17:43:22.332739053 +0300
@@ -0,0 +1,15 @@
+if TARGET_TE_IMX6ULL_NANO_CPU_V1
+
+config SYS_BOARD
+	default "te-imx6ull-nano-cpu-v1"
+
+config SYS_VENDOR
+	default "tachyon"
+
+config SYS_CONFIG_NAME
+	default "te-imx6ull-nano-cpu-v1"
+
+config IMX_CONFIG
+	default "board/tachyon/te-imx6ull-nano-cpu-v1/imximage.cfg"
+
+endif
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v1/MAINTAINERS a/board/tachyon/te-imx6ull-nano-cpu-v1/MAINTAINERS
--- b/board/tachyon/te-imx6ull-nano-cpu-v1/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v1/MAINTAINERS	2023-08-31 16:32:22.613201835 +0300
@@ -0,0 +1,6 @@
+TE_IMX6ULL_NANO_CPU_V1 BOARD
+M:	John Donne <j.donne@tachyon.energy>
+S:	Maintained
+F:	board/tachyon/te-imx6ull-nano-cpu-v1/
+F:	include/configs/te-imx6ull-nano-cpu-v1.h
+F:	configs/te-imx6ull-nano-cpu-v1_defconfig
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v1/Makefile a/board/tachyon/te-imx6ull-nano-cpu-v1/Makefile
--- b/board/tachyon/te-imx6ull-nano-cpu-v1/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v1/Makefile	2022-07-21 17:51:22.105088157 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := te-imx6ull-nano-cpu-v1.o
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v1/plugin.S a/board/tachyon/te-imx6ull-nano-cpu-v1/plugin.S
--- b/board/tachyon/te-imx6ull-nano-cpu-v1/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v1/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v1/te-imx6ull-nano-cpu-v1.c a/board/tachyon/te-imx6ull-nano-cpu-v1/te-imx6ull-nano-cpu-v1.c
--- b/board/tachyon/te-imx6ull-nano-cpu-v1/te-imx6ull-nano-cpu-v1.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v1/te-imx6ull-nano-cpu-v1.c	2023-08-31 14:39:40.458580447 +0300
@@ -0,0 +1,324 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+
+#define LED2_BLUE_GPIO   IMX_GPIO_NR(3, 25)
+#define LED2_GREEN_GPIO  IMX_GPIO_NR(1, 12)
+#define LED2_RED_GPIO    IMX_GPIO_NR(3, 26)
+
+#define EN_RELAY		IMX_GPIO_NR(1, 26)
+#define EN_TBD			IMX_GPIO_NR(1, 2)
+#define	MODEM_RESET		IMX_GPIO_NR(1, 9)
+#define MODEM_PWRKEY	IMX_GPIO_NR(4, 20)
+#define	EN_USB			IMX_GPIO_NR(1, 14)
+
+
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const key_pads[] = {
+    /* Use GPIO Recovery Key polling */
+    MX6_PAD_JTAG_MOD__GPIO1_IO10 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_JTAG_TRST_B__GPIO1_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_JTAG_TDI__GPIO1_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_JTAG_TMS__GPIO1_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_JTAG_TDO__GPIO1_IO12 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_LCD_DATA20__GPIO3_IO25 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_LCD_DATA21__GPIO3_IO26 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const gpio_pads[] = {
+	MX6_PAD_UART3_CTS_B__GPIO1_IO26 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_GPIO1_IO02__GPIO1_IO02 	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_GPIO1_IO09__GPIO1_IO09	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_CSI_HSYNC__GPIO4_IO20	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_JTAG_TCK__GPIO1_IO14	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_SNVS_TAMPER7__GPIO5_IO07	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_LCD_DATA15__GPIO3_IO20	| MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+
+
+	clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+		IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+	imx_iomux_v3_setup_multiple_pads(gpio_pads, ARRAY_SIZE(gpio_pads));
+
+	gpio_request(IMX_GPIO_NR(1, 26), "en_relay");
+	gpio_request(IMX_GPIO_NR(1, 2), "en_tbd");
+	gpio_request(IMX_GPIO_NR(1, 9), "sim5300_reset");
+	gpio_request(IMX_GPIO_NR(4, 20), "sim5300_pwrkey");
+	gpio_request(IMX_GPIO_NR(1, 14), "en_usb");
+
+	gpio_direction_output(IMX_GPIO_NR(1, 26) , 0);		// disable relays power
+	gpio_direction_output(IMX_GPIO_NR(1, 2) , 0);		// disable TBD power
+	gpio_direction_output(IMX_GPIO_NR(1, 14) , 1);		// enable 5V usb switch
+	gpio_direction_output(IMX_GPIO_NR(1, 9) , 1);		// SIM5300 Reset pin high
+	gpio_direction_output(IMX_GPIO_NR(4, 20) , 0);		// SIM5300 PwrKey low
+
+
+
+
+
+	gpio_request(IMX_GPIO_NR(5, 7), "fec0 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+
+	gpio_request(IMX_GPIO_NR(3, 20), "fec1 reset");
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+
+
+	return 0;
+}
+
+#ifdef CONFIG_SERIAL_TAG
+/*
+ * called when setting up ATAGS before booting kernel
+ * populate serialnum from the following (in order of priority):
+ *   serial# env var
+ *   eeprom
+ */
+void get_board_serial(struct tag_serialnr *serialnr)
+{
+//        char *serial = env_get("serial#");
+
+//        if (serial) {
+//                serialnr->high = 0;
+//                serialnr->low = dectoul(serial, NULL);
+//        } else if (ventana_info.model[0]) {
+//                serialnr->high = 0;
+//                serialnr->low = ventana_info.serial;
+//        } else 
+	{
+//                serialnr->high = 0;
+//                serialnr->low = 0;
+        }
+}
+#endif
+
+
+
+
+
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+static void led_init(void)
+{
+	gpio_request(LED2_BLUE_GPIO, "LED2_BLUE");
+	gpio_request(LED2_GREEN_GPIO, "LED2_GREEN");
+	gpio_request(LED2_RED_GPIO, "LED2_RED");
+	
+
+	gpio_direction_output(LED2_BLUE_GPIO, 1);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 1);
+}
+
+static void led_debian(void) // Blue + Red (Violet)
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 0);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 0);
+}
+
+static void led_openwrt(void) // Red
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 1);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 0);
+}
+
+static void led_full_update(void) // Blue
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 0);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 1);
+}
+
+
+static void led_boot(void) // Green
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 1);
+	gpio_direction_output(LED2_GREEN_GPIO, 0);
+	gpio_direction_output(LED2_RED_GPIO, 1);
+}
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	char *rmode;
+	rmode = env_get("recoverymod");
+
+	imx_iomux_v3_setup_multiple_pads(key_pads, ARRAY_SIZE(key_pads));
+	led_init();
+
+	if (rmode && !strcmp(rmode, "yes")) 
+		led_full_update();
+    else
+    	led_boot();
+        
+
+
+
+	
+
+
+
+
+	int i = 0;
+
+	gpio_request(IMX_GPIO_NR(1, 10), "rcvr_btn");
+    gpio_direction_input(IMX_GPIO_NR(1, 10));
+
+        while (!gpio_get_value(IMX_GPIO_NR(1, 10))) {
+                udelay(100000);
+                i++;
+
+                if (i == 20) {
+                        printf("Openwrt Recovery\n");
+                        env_set("recoverymod", "yes");
+						led_openwrt();
+                }
+
+		if (i >= 40) {
+                        printf("Start FULL update\n");
+                        env_set("recoverymod", "full");
+						led_full_update();
+						break;
+                }
+        }
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: TE-iMX6ULL-NANO-CPU-V1\n");
+
+	return 0;
+}
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v2/imximage.cfg a/board/tachyon/te-imx6ull-nano-cpu-v2/imximage.cfg
--- b/board/tachyon/te-imx6ull-nano-cpu-v2/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v2/imximage.cfg	2022-07-20 15:42:20.195909287 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ * 0x021B0000 0x84180000 = 512MB, 0x021B0000 0x85180000 = 1024MB
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+#ifdef CONFIG_IMX_OPTEE
+DATA 4 0x20e4024 0x00000001
+CHECK_BITS_SET 4 0x20e4024 0x1
+#endif
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000004
+DATA 4 0x021B083C 0x41640158
+DATA 4 0x021B0848 0x40403237
+DATA 4 0x021B0850 0x40403C33
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v2/Kconfig a/board/tachyon/te-imx6ull-nano-cpu-v2/Kconfig
--- b/board/tachyon/te-imx6ull-nano-cpu-v2/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v2/Kconfig	2023-08-31 14:41:02.008643863 +0300
@@ -0,0 +1,15 @@
+if TARGET_TE_IMX6ULL_NANO_CPU_V2
+
+config SYS_BOARD
+	default "te-imx6ull-nano-cpu-v2"
+
+config SYS_VENDOR
+	default "tachyon"
+
+config SYS_CONFIG_NAME
+	default "te-imx6ull-nano-cpu-v2"
+
+config IMX_CONFIG
+	default "board/tachyon/te-imx6ull-nano-cpu-v2/imximage.cfg"
+
+endif
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v2/MAINTAINERS a/board/tachyon/te-imx6ull-nano-cpu-v2/MAINTAINERS
--- b/board/tachyon/te-imx6ull-nano-cpu-v2/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v2/MAINTAINERS	2023-08-31 16:33:14.782395116 +0300
@@ -0,0 +1,6 @@
+TE_IMX6ULL_NANO_CPU_V2 BOARD
+M:      John Donne <j.donne@tachyon.energy>
+S:	Maintained
+F:	board/tachyon/te-imx6ull-nano-cpu-v2/
+F:	include/configs/te-imx6ull-nano-cpu-v2.h
+F:	configs/te-imx6ull-nano-cpu-v2_defconfig
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v2/Makefile a/board/tachyon/te-imx6ull-nano-cpu-v2/Makefile
--- b/board/tachyon/te-imx6ull-nano-cpu-v2/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v2/Makefile	2023-08-31 14:41:56.473998593 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := te-imx6ull-nano-cpu-v2.o
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v2/plugin.S a/board/tachyon/te-imx6ull-nano-cpu-v2/plugin.S
--- b/board/tachyon/te-imx6ull-nano-cpu-v2/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v2/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-nano-cpu-v2/te-imx6ull-nano-cpu-v2.c a/board/tachyon/te-imx6ull-nano-cpu-v2/te-imx6ull-nano-cpu-v2.c
--- b/board/tachyon/te-imx6ull-nano-cpu-v2/te-imx6ull-nano-cpu-v2.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-nano-cpu-v2/te-imx6ull-nano-cpu-v2.c	2023-08-31 14:42:32.010873483 +0300
@@ -0,0 +1,324 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+
+#define LED2_BLUE_GPIO   IMX_GPIO_NR(3, 25)
+#define LED2_GREEN_GPIO  IMX_GPIO_NR(1, 12)
+#define LED2_RED_GPIO    IMX_GPIO_NR(3, 26)
+
+#define EN_RELAY		IMX_GPIO_NR(1, 26)
+#define EN_TBD			IMX_GPIO_NR(1, 2)
+#define	MODEM_RESET		IMX_GPIO_NR(1, 9)
+#define MODEM_PWRKEY	IMX_GPIO_NR(4, 20)
+#define	EN_USB			IMX_GPIO_NR(1, 14)
+
+
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const key_pads[] = {
+    /* Use GPIO Recovery Key polling */
+    MX6_PAD_JTAG_MOD__GPIO1_IO10 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_JTAG_TRST_B__GPIO1_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_JTAG_TDI__GPIO1_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_JTAG_TMS__GPIO1_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_JTAG_TDO__GPIO1_IO12 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_LCD_DATA20__GPIO3_IO25 | MUX_PAD_CTRL(NO_PAD_CTRL),
+    MX6_PAD_LCD_DATA21__GPIO3_IO26 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const gpio_pads[] = {
+	MX6_PAD_UART3_CTS_B__GPIO1_IO26 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_GPIO1_IO02__GPIO1_IO02 	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_GPIO1_IO09__GPIO1_IO09	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_CSI_HSYNC__GPIO4_IO20	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_JTAG_TCK__GPIO1_IO14	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_SNVS_TAMPER7__GPIO5_IO07	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_LCD_DATA15__GPIO3_IO20	| MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+
+
+	clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+		IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+	imx_iomux_v3_setup_multiple_pads(gpio_pads, ARRAY_SIZE(gpio_pads));
+
+	gpio_request(IMX_GPIO_NR(1, 26), "en_relay");
+	gpio_request(IMX_GPIO_NR(1, 2), "en_tbd");
+	gpio_request(IMX_GPIO_NR(1, 9), "sim5300_reset");
+	gpio_request(IMX_GPIO_NR(4, 20), "sim5300_pwrkey");
+	gpio_request(IMX_GPIO_NR(1, 14), "en_usb");
+
+	gpio_direction_output(IMX_GPIO_NR(1, 26) , 0);		// disable relays power
+	gpio_direction_output(IMX_GPIO_NR(1, 2) , 0);		// disable TBD power
+	gpio_direction_output(IMX_GPIO_NR(1, 14) , 1);		// enable 5V usb switch
+	gpio_direction_output(IMX_GPIO_NR(1, 9) , 1);		// SIM5300 Reset pin high
+	gpio_direction_output(IMX_GPIO_NR(4, 20) , 0);		// SIM5300 PwrKey low
+
+
+
+
+
+	gpio_request(IMX_GPIO_NR(5, 7), "fec0 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 7) , 1);
+
+	gpio_request(IMX_GPIO_NR(3, 20), "fec1 reset");
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(3, 20) , 1);
+
+
+	return 0;
+}
+
+#ifdef CONFIG_SERIAL_TAG
+/*
+ * called when setting up ATAGS before booting kernel
+ * populate serialnum from the following (in order of priority):
+ *   serial# env var
+ *   eeprom
+ */
+void get_board_serial(struct tag_serialnr *serialnr)
+{
+//        char *serial = env_get("serial#");
+
+//        if (serial) {
+//                serialnr->high = 0;
+//                serialnr->low = dectoul(serial, NULL);
+//        } else if (ventana_info.model[0]) {
+//                serialnr->high = 0;
+//                serialnr->low = ventana_info.serial;
+//        } else 
+	{
+//                serialnr->high = 0;
+//                serialnr->low = 0;
+        }
+}
+#endif
+
+
+
+
+
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+static void led_init(void)
+{
+	gpio_request(LED2_BLUE_GPIO, "LED2_BLUE");
+	gpio_request(LED2_GREEN_GPIO, "LED2_GREEN");
+	gpio_request(LED2_RED_GPIO, "LED2_RED");
+	
+
+	gpio_direction_output(LED2_BLUE_GPIO, 1);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 1);
+}
+
+static void led_debian(void) // Blue + Red (Violet)
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 0);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 0);
+}
+
+static void led_openwrt(void) // Red
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 1);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 0);
+}
+
+static void led_full_update(void) // Blue
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 0);
+	gpio_direction_output(LED2_GREEN_GPIO, 1);
+	gpio_direction_output(LED2_RED_GPIO, 1);
+}
+
+
+static void led_boot(void) // Green
+{
+
+	gpio_direction_output(LED2_BLUE_GPIO, 1);
+	gpio_direction_output(LED2_GREEN_GPIO, 0);
+	gpio_direction_output(LED2_RED_GPIO, 1);
+}
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	char *rmode;
+	rmode = env_get("recoverymod");
+
+	imx_iomux_v3_setup_multiple_pads(key_pads, ARRAY_SIZE(key_pads));
+	led_init();
+
+	if (rmode && !strcmp(rmode, "yes")) 
+		led_full_update();
+    else
+    	led_boot();
+        
+
+
+
+	
+
+
+
+
+	int i = 0;
+
+	gpio_request(IMX_GPIO_NR(1, 10), "rcvr_btn");
+    gpio_direction_input(IMX_GPIO_NR(1, 10));
+
+        while (!gpio_get_value(IMX_GPIO_NR(1, 10))) {
+                udelay(100000);
+                i++;
+
+                if (i == 20) {
+                        printf("Openwrt Recovery\n");
+                        env_set("recoverymod", "yes");
+						led_openwrt();
+                }
+
+		if (i >= 40) {
+                        printf("Start FULL update\n");
+                        env_set("recoverymod", "full");
+						led_full_update();
+						break;
+                }
+        }
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: TE-iMX6ULL-NANO-CPU-V2\n");
+
+	return 0;
+}
diff -urN b/board/tachyon/te-imx6ull-sodimm/imximage.cfg a/board/tachyon/te-imx6ull-sodimm/imximage.cfg
--- b/board/tachyon/te-imx6ull-sodimm/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm/imximage.cfg	2022-07-20 15:42:20.195909287 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ * 0x021B0000 0x84180000 = 512MB, 0x021B0000 0x85180000 = 1024MB
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+#ifdef CONFIG_IMX_OPTEE
+DATA 4 0x20e4024 0x00000001
+CHECK_BITS_SET 4 0x20e4024 0x1
+#endif
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000004
+DATA 4 0x021B083C 0x41640158
+DATA 4 0x021B0848 0x40403237
+DATA 4 0x021B0850 0x40403C33
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/tachyon/te-imx6ull-sodimm/Kconfig a/board/tachyon/te-imx6ull-sodimm/Kconfig
--- b/board/tachyon/te-imx6ull-sodimm/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm/Kconfig	2022-07-21 17:53:09.054941711 +0300
@@ -0,0 +1,15 @@
+if TARGET_TE_IMX6ULL_SODIMM
+
+config SYS_BOARD
+	default "te-imx6ull-sodimm"
+
+config SYS_VENDOR
+	default "tachyon"
+
+config SYS_CONFIG_NAME
+	default "te-imx6ull-sodimm"
+
+config IMX_CONFIG
+	default "board/tachyon/te-imx6ull-sodimm/imximage.cfg"
+
+endif
diff -urN b/board/tachyon/te-imx6ull-sodimm/MAINTAINERS a/board/tachyon/te-imx6ull-sodimm/MAINTAINERS
--- b/board/tachyon/te-imx6ull-sodimm/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm/MAINTAINERS	2023-08-31 16:33:25.838648052 +0300
@@ -0,0 +1,6 @@
+TE_IMX6ULL_SODIMM BOARD
+M:      John Donne <j.donne@tachyon.energy>
+S:	Maintained
+F:	board/tachyon/te-imx6ull-sodimm/
+F:	include/configs/te-imx6ull-sodimm.h
+F:	configs/te-imx6ull-sodimm_defconfig
diff -urN b/board/tachyon/te-imx6ull-sodimm/Makefile a/board/tachyon/te-imx6ull-sodimm/Makefile
--- b/board/tachyon/te-imx6ull-sodimm/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm/Makefile	2022-07-21 17:53:56.435762286 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := te-imx6ull-sodimm.o
diff -urN b/board/tachyon/te-imx6ull-sodimm/plugin.S a/board/tachyon/te-imx6ull-sodimm/plugin.S
--- b/board/tachyon/te-imx6ull-sodimm/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-sodimm/te-imx6ull-sodimm.c a/board/tachyon/te-imx6ull-sodimm/te-imx6ull-sodimm.c
--- b/board/tachyon/te-imx6ull-sodimm/te-imx6ull-sodimm.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm/te-imx6ull-sodimm.c	2022-07-28 15:57:43.111954322 +0300
@@ -0,0 +1,157 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	if (fec_id == 0) {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK1 for ENET1,
+		 * clear gpr1[13], set gpr1[17].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+				IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+	} else {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK2 for ENET2,
+		 * clear gpr1[14], set gpr1[18].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+				IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+	}
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	gpio_request(IMX_GPIO_NR(5, 1), "fec0 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 1);
+
+
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: TE-iMX6ULL-SODIMM\n");
+
+	return 0;
+}
diff -urN b/board/tachyon/te-imx6ull-sodimm-1024mb/imximage-1024mb.cfg a/board/tachyon/te-imx6ull-sodimm-1024mb/imximage-1024mb.cfg
--- b/board/tachyon/te-imx6ull-sodimm-1024mb/imximage-1024mb.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm-1024mb/imximage-1024mb.cfg	2021-03-05 09:05:56.000000000 +0200
@@ -0,0 +1,114 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ull_ddr3_val/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00150019
+DATA 4 0x021B083C 0x41550153
+DATA 4 0x021B0848 0x40403A3E
+DATA 4 0x021B0850 0x40402F2A
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00944009
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00211740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000005F
+DATA 4 0x021B0000 0x85180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+#endif
diff -urN b/board/tachyon/te-imx6ull-sodimm-1024mb/Kconfig a/board/tachyon/te-imx6ull-sodimm-1024mb/Kconfig
--- b/board/tachyon/te-imx6ull-sodimm-1024mb/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm-1024mb/Kconfig	2022-07-21 20:11:18.966408134 +0300
@@ -0,0 +1,15 @@
+if TARGET_TE_IMX6ULL_SODIMM_1024MB
+
+config SYS_BOARD
+	default "te-imx6ull-sodimm-1024mb"
+
+config SYS_VENDOR
+	default "tachyon"
+
+config SYS_CONFIG_NAME
+	default "te-imx6ull-sodimm-1024mb"
+
+config IMX_CONFIG
+	default "board/tachyon/te-imx6ull-sodimm-1024mb/imximage-1024mb.cfg"
+
+endif
diff -urN b/board/tachyon/te-imx6ull-sodimm-1024mb/MAINTAINERS a/board/tachyon/te-imx6ull-sodimm-1024mb/MAINTAINERS
--- b/board/tachyon/te-imx6ull-sodimm-1024mb/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm-1024mb/MAINTAINERS	2023-08-31 16:33:36.170884418 +0300
@@ -0,0 +1,6 @@
+TE_IMX6ULL_SODIMM_1024MB BOARD
+M:      John Donne <j.donne@tachyon.energy>
+S:	Maintained
+F:	board/tachyon/te-imx6ull-sodimm-1024mb/
+F:	include/configs/te-imx6ull-sodimm-1024mb.h
+F:	configs/te-imx6ull-sodimm-1024mb_defconfig
diff -urN b/board/tachyon/te-imx6ull-sodimm-1024mb/Makefile a/board/tachyon/te-imx6ull-sodimm-1024mb/Makefile
--- b/board/tachyon/te-imx6ull-sodimm-1024mb/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm-1024mb/Makefile	2022-07-21 17:56:47.474722176 +0300
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0+
+# (C) Copiright 2012-2022 Tachyon Energy
+# (C) Copyright 2016 Freescale Semiconductor, Inc.
+
+obj-y  := te-imx6ull-sodimm-1024mb.o
diff -urN b/board/tachyon/te-imx6ull-sodimm-1024mb/plugin.S a/board/tachyon/te-imx6ull-sodimm-1024mb/plugin.S
--- b/board/tachyon/te-imx6ull-sodimm-1024mb/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm-1024mb/plugin.S	2022-01-10 20:46:34.000000000 +0200
@@ -0,0 +1,138 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+	imx6ull_ddr3_evk_setting
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/tachyon/te-imx6ull-sodimm-1024mb/te-imx6ull-sodimm-1024mb.c a/board/tachyon/te-imx6ull-sodimm-1024mb/te-imx6ull-sodimm-1024mb.c
--- b/board/tachyon/te-imx6ull-sodimm-1024mb/te-imx6ull-sodimm-1024mb.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/tachyon/te-imx6ull-sodimm-1024mb/te-imx6ull-sodimm-1024mb.c	2022-07-28 15:58:11.416450409 +0300
@@ -0,0 +1,155 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2012-2022 Tachyon Energy
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/global_data.h>
+#include <asm/gpio.h>
+#include <linux/delay.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <miiphy.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(int fec_id)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	if (fec_id == 0) {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK1 for ENET1,
+		 * clear gpr1[13], set gpr1[17].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+				IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+	} else {
+		/*
+		 * Use 50MHz anatop loopback REF_CLK2 for ENET2,
+		 * clear gpr1[14], set gpr1[18].
+		 */
+		clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+				IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+	}
+
+	ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	gpio_request(IMX_GPIO_NR(5, 1), "fec0 reset");
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 1);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 0);
+	udelay(500);
+	gpio_direction_output(IMX_GPIO_NR(5, 1) , 1);
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef	CONFIG_FEC_MXC
+	setup_fec(CONFIG_FEC_ENET_DEV);
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	if (is_cpu_type(MXC_CPU_MX6ULZ))
+		env_set("board_name", "ULZ-EVK");
+	else
+		env_set("board_name", "EVK");
+	env_set("board_rev", "14X14");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+		puts("Board: TE-iMX6ULL-SODIMM 1024MB DDR3L\n");
+
+	return 0;
+}
diff -urN b/boot/Kconfig a/boot/Kconfig
--- b/boot/Kconfig	2022-01-10 20:46:34.000000000 +0200
+++ a/boot/Kconfig	2022-07-21 16:48:51.912671163 +0300
@@ -1033,4 +1033,9 @@
 	help
 	  This option is used to set the default fdt file to boot OS.
 
+config KERNELNAME
+	string "Default kernel file"
+	help
+	  This option is used to set the default kernel file to boot OS.
+
 endmenu		# Booting
diff -urN b/configs/imx6ull-ev-m2-simple_defconfig a/configs/imx6ull-ev-m2-simple_defconfig
--- b/configs/imx6ull-ev-m2-simple_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-ev-m2-simple_defconfig	2022-07-26 13:44:10.543046225 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/evodbg/ev-imx6ul-m2/imximage.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_EV_IMX6ULL_M2=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-ev-m2-simple"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-ev-m2-simple.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-ev-imx6ull-m2-simple-zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/configs/imx6ull-ev-m2-twin_defconfig a/configs/imx6ull-ev-m2-twin_defconfig
--- b/configs/imx6ull-ev-m2-twin_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-ev-m2-twin_defconfig	2022-07-26 13:44:43.391606222 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/evodbg/ev-imx6ul-m2/imximage.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_EV_IMX6ULL_M2=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-ev-m2-twin"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-ev-m2-twin.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-ev-imx6ull-m2-twin-zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/configs/imx6ull-ev-nano-tira_defconfig a/configs/imx6ull-ev-nano-tira_defconfig
--- b/configs/imx6ull-ev-nano-tira_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-ev-nano-tira_defconfig	2022-07-26 13:45:14.348134354 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-ev-nano-tira"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-ev-nano-tira.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-ev-imx6ul-nano-tira-zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/configs/te-imx6ull-nano-1024mb_defconfig a/configs/te-imx6ull-nano-1024mb_defconfig
--- b/configs/te-imx6ull-nano-1024mb_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/te-imx6ull-nano-1024mb_defconfig	2022-07-21 18:54:23.760878152 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/tachyon/te-imx6ull-nano-1024mb/imximage-1024mb.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_TE_IMX6ULL_NANO_1024MB=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-te-nano"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="ev-imx6ul-nano-mbx.dtb"
+CONFIG_KERNELNAME="zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/configs/te-imx6ull-nano-cpu-v1_defconfig a/configs/te-imx6ull-nano-cpu-v1_defconfig
--- b/configs/te-imx6ull-nano-cpu-v1_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/te-imx6ull-nano-cpu-v1_defconfig	2023-04-30 21:54:12.625607493 +0300
@@ -0,0 +1,117 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SUPPORT_PASSING_ATAGS=y
+CONFIG_CMDLINE_TAG=y
+CONFIG_INITRD_TAG=y
+CONFIG_REVISION_TAG=y
+CONFIG_SERIAL_TAG=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_MX6ULL=y
+CONFIG_TARGET_TE_IMX6ULL_NANO_CPU_V1=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-te-nano-cpu-v1"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-te-cpu-v1.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-te-imx6ull-nano-cpu-v1-zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_EEPROM=y
+CONFIG_SYS_I2C_EEPROM_BUS=1
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_STRINGS=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MBR=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_CLONE=y
+CONFIG_CMD_PART=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_LINK_LOCAL=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_UUID=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BUTTON=y
+CONFIG_BUTTON_GPIO=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_GPIO_HOG=y
+CONFIG_DM_GPIO_LOOKUP_LABEL=y
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_REALTEK=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_SYS_LOAD_ADDR=0x81000000
diff -urN b/configs/te-imx6ull-nano-cpu-v2_defconfig a/configs/te-imx6ull-nano-cpu-v2_defconfig
--- b/configs/te-imx6ull-nano-cpu-v2_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/te-imx6ull-nano-cpu-v2_defconfig	2023-08-31 14:50:00.461473260 +0300
@@ -0,0 +1,117 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SUPPORT_PASSING_ATAGS=y
+CONFIG_CMDLINE_TAG=y
+CONFIG_INITRD_TAG=y
+CONFIG_REVISION_TAG=y
+CONFIG_SERIAL_TAG=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_MX6ULL=y
+CONFIG_TARGET_TE_IMX6ULL_NANO_CPU_V2=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-te-nano-cpu-v2"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-te-cpu-v2.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-te-imx6ull-nano-cpu-v2-zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_EEPROM=y
+CONFIG_SYS_I2C_EEPROM_BUS=1
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_STRINGS=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MBR=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_CLONE=y
+CONFIG_CMD_PART=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_LINK_LOCAL=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_UUID=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BUTTON=y
+CONFIG_BUTTON_GPIO=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_GPIO_HOG=y
+CONFIG_DM_GPIO_LOOKUP_LABEL=y
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_REALTEK=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_SYS_LOAD_ADDR=0x81000000
diff -urN b/configs/te-imx6ull-nano_defconfig a/configs/te-imx6ull-nano_defconfig
--- b/configs/te-imx6ull-nano_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/te-imx6ull-nano_defconfig	2022-07-21 18:52:20.598867276 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/tachyon/te-imx6ull-nano/imximage.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_TE_IMX6ULL_NANO=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-te-nano"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="ev-imx6ul-nano-mbx.dtb"
+CONFIG_KERNELNAME="zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/configs/te-imx6ull-sodimm-1024mb_defconfig a/configs/te-imx6ull-sodimm-1024mb_defconfig
--- b/configs/te-imx6ull-sodimm-1024mb_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/te-imx6ull-sodimm-1024mb_defconfig	2022-07-21 18:51:31.346066464 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/tachyon/te-imx6ull-sodimm-1024mb/imximage-1024mb.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_TE_IMX6ULL_SODIMM_1024MB=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-te-sodimm-1024mb"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="ev-imx6ul-nano-mbx.dtb"
+CONFIG_KERNELNAME="zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/configs/te-imx6ull-sodimm_defconfig a/configs/te-imx6ull-sodimm_defconfig
--- b/configs/te-imx6ull-sodimm_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/te-imx6ull-sodimm_defconfig	2022-07-21 18:49:54.348496040 +0300
@@ -0,0 +1,102 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_SYS_MALLOC_LEN=0x1000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x88000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_CONFIG="board/tachyon/te-imx6ull-sodimm/imximage.cfg"
+CONFIG_MX6ULL=y
+CONFIG_TARGET_TE_IMX6ULL_SODIMM=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-te-sodimm"
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="ev-imx6ul-nano-mbx.dtb"
+CONFIG_KERNELNAME="zImage"
+CONFIG_SYS_STDIO_DEREGISTER=y
+# CONFIG_SYS_DEVICE_NULLDEV is not set
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_GPT_RENAME=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=1
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x83800000
+CONFIG_FASTBOOT_BUF_SIZE=0x40000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_UUU_SUPPORT=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_PCF8575_GPIO=y
+CONFIG_DM_74X164=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_SPI_FLASH_XTX=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_SMSC=y
+CONFIG_DM_ETH=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_QSPI=y
+CONFIG_IMX_THERMAL=y
+CONFIG_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
diff -urN b/drivers/mtd/spi/spi-nor-ids.c a/drivers/mtd/spi/spi-nor-ids.c
--- b/drivers/mtd/spi/spi-nor-ids.c	2022-01-10 20:46:34.000000000 +0200
+++ a/drivers/mtd/spi/spi-nor-ids.c	2022-07-21 14:15:27.669929644 +0300
@@ -369,6 +369,7 @@
 			SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB)
 	},
 	{ INFO("w25q256", 0xef4019, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
+	{ INFO("w25q512", 0xef4020, 0, 64 * 1024, 1024, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
 	{ INFO("w25m512jw", 0xef6119, 0, 64 * 1024, 1024, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
 	{ INFO("w25m512jv", 0xef7119, 0, 64 * 1024, 1024, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
 #endif
diff -urN b/include/configs/ev-imx6ul-m2.h a/include/configs/ev-imx6ul-m2.h
--- b/include/configs/ev-imx6ul-m2.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/ev-imx6ul-m2.h	2022-07-25 13:31:59.495068101 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-NANO module 512MB DDR3L
+ */
+#ifndef __TE_EV_IMX6ULL_M2_CONFIG_H
+#define __TE_EV_IMX6ULL_M2_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE	SZ_512M
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x83000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} " \
+		"root=${mmcroot}\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		1
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/ev-imx6ul-nano.h a/include/configs/ev-imx6ul-nano.h
--- b/include/configs/ev-imx6ul-nano.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/ev-imx6ul-nano.h	2023-02-09 19:12:25.226348000 +0200
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-NANO module 512MB DDR3L
+ */
+#ifndef __EV_IMX6ULL_CONFIG_H
+#define __EV_IMX6ULL_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE	SZ_512M
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x83000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} " \
+		"root=${mmcroot}\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		0
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/te-imx6ull-nano-1024mb.h a/include/configs/te-imx6ull-nano-1024mb.h
--- b/include/configs/te-imx6ull-nano-1024mb.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/te-imx6ull-nano-1024mb.h	2022-07-21 18:31:09.919246354 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-NANO module 1024MB DDR3L
+ */
+#ifndef __TE_IMX6ULL_NANO_1024MB_CONFIG_H
+#define __TE_IMX6ULL_NANO_1024MB_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE		SZ_1G
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x83000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} " \
+		"root=${mmcroot}\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		0
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/te-imx6ull-nano-cpu-v1.h a/include/configs/te-imx6ull-nano-cpu-v1.h
--- b/include/configs/te-imx6ull-nano-cpu-v1.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/te-imx6ull-nano-cpu-v1.h	2023-08-31 14:51:31.199549268 +0300
@@ -0,0 +1,169 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-NANO-CPU-V1 512MB DDR3L
+ */
+#ifndef __TE_IMX6ULL_NANO_CPU_V1_CONFIG_H
+#define __TE_IMX6ULL_NANO_CPU_V1_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE	SZ_512M
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	7
+
+#define ROOTPART	5
+
+/* "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \    */
+/* "image=" CONFIG_KERNELNAME "\0" \ */
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=debian-te-imx6ull-nano-cpu-v1-zImage\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=openwrt-imx6ull-nano-cpu-v1.dtb\0" \
+	"fdt_addr=0x84000000\0" \
+	"fdt_upd=no\0" \
+	"boot_fdt=try\0" \
+	"boot_count=0\0" \
+	"prog=mmc dev 1; mmc erase 0 100000; res;\0 " \
+	"boot_recovery=run recoveryargs; run load_recovery; bootz ${loadaddr} - ${fdt_addr};\0" \
+	"load_recovery=ext4load mmc ${mmcdev}:2 ${loadaddr} recovery.bin ; ext4load mmc ${mmcdev}:2 ${fdt_addr} rcvr.dtb;\0" \
+	"serverip=192.168.1.117\0" \
+	"ip_dyn=yes\0" \
+	"inc_bootcount=echo Increment bootcount... ; setexpr boot_count ${boot_count} + 1;saveenv;\0" \
+	"chk_bootcount=if test ${update} = yes; then echo *  Increment count...        * ; run inc_bootcount; else echo *  Bit UPDATE is not set...  *; fi; \0" \
+	"kernel_upd=no\0" \
+	"rootfs_upd=no\0" \
+	"update=no\0" \
+	"ostype=openwrt\0" \
+	"recoverymod=no\0" \
+	"sftrec=no\0" \
+	"mfg=yes\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"fspart=yes\0" \
+	"mmcbot=" CONFIG_MMCROOT "\0" \
+	"mmcroot=/dev/mmcblk1p${fspart} rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"serial=123456\0" \
+	"model=v1\0" \
+	"module=imx6ull-nano-cpu\0" \
+	"prefix=te\0" \
+	"set_kernelfile= setenv image ${ostype}-${prefix}-${module}-${model}-zImage;\0" \
+	"set_fdtfile= setenv fdt_file ${ostype}-${module}-${model}.dtb;\0" \
+	"usbrc=no\0" \
+	"usbmode=no\0" \
+	"usbchk=usb start; if test -e usb 0:1 /teupdate/update.txt; then setenv recoverymod usb; echo *  USBDrive with update found* ; fi;\0" \
+	"pr_spoiler=echo ******************************\0" \
+	"pr_fstype=echo Current File System ${ostype};\0" \
+	"pr_kernel=echo Current Kernel partition mmcblk1p${mmcpart};\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} root=${mmcroot} ip=dhcp\0" \
+	"recoveryargs=setenv bootargs console=${console},${baudrate} ip=dhcp\0" \
+	"loadimage=ext4load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=ext4load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+	"check_recovery=if test ${recoverymod} != no; then echo ********START RECOVERY******** ; run boot_recovery; else echo *  Recovery Mode is not set..* ; fi; \0" \
+	"wdtchk=i2c dev 1;if i2c probe 0x63;then echo *  WatchDOG OK               *; else res; fi; \0" \
+	"mfgchk=if test ${mfg} = no; then echo *  Run MFG burning tool...   * ; env default -a; saveenv; run boot_recovery; else echo *  MFG is NOT set...         * ; fi; \0" \
+	"change_ker_part=if test ${mmcpart} -eq 8; then setenv mmcpart 7; else setenv mmcpart 8; fi; \0" \
+	"change_rfs_part=if test ${fspart} = yes; then setenv fspart no; else setenv fspart yes; fi; \0" \
+	"reset_update=setenv fdt_upd no; setenv kernel_upd no; setenv rootfs_upd no; setenv update no; setenv boot_count 0; echo Reset update bits...; saveenv;\0" \
+	"renew_fdt=ext4load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}-old; ext4write mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file} $filesize; echo ***** CORRECTION FDT_FILE **** ;\0" \
+	"renew_image=ext4load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}-old; ext4write mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image} $filesize; echo ****** CORRECTION IMAGE ****** ;\0 " \
+	"mmcboot2=run pr_spoiler; run set_kernelfile; run set_fdtfile; run wdtchk; run mfgchk; run usbchk; saveenv; run check_recovery; run chk_bootcount; " \
+			"if test ${boot_count} -eq 5; then " \
+				"echo \"* Try repair boot ...*\"; " \   
+					"if test ${fdt_upd} = yes && test ${kernel_upd} = yes && test ${rootfs_upd} = yes; then " \
+						"run change_ker_part; run change_rfs_part; " \
+					"else " \
+						"echo \"****** CORRECTION UPDATE *****\"; " \
+						"if test ${fdt_upd} = yes; then run renew_fdt; fi; " \
+						"if test ${kernel_upd} = yes; then run renew_image; fi; " \
+						"if test ${rootfs_upd} = yes; then " \
+							"run change_rfs_part; echo \"****** CORRECTION ROOTFS *****\"; fi; " \
+					"fi; " \
+				"run reset_update; " \
+			"else " \
+				"echo \"*       Start $ostype        *\"; " \
+			"fi; "	\
+			    "if test ${fspart} = yes; then " \
+					"setenv mmcroot /dev/mmcblk1p5 rootwait rw; " \
+					"echo \"*  ROOT partition mmcblk1p5   *\"; " \
+                "else " \
+					"setenv mmcroot /dev/mmcblk1p6 rootwait rw; " \
+					"echo \"*  ROOT partition mmcblk1p6   *\"; " \
+				"fi; " \
+                " run mmcargs; run pr_spoiler; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+	"mmcboot=echo * Booting from mmc ...* ; " \
+		"if test ${fspart} = yes; then " \
+                        "setenv mmcroot /dev/mmcblk1p5 rootwait rw; " \
+                "else " \
+                        "setenv mmcroot /dev/mmcblk1p6 rootwait rw; " \
+                "fi; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+
+       
+
+#define CONFIG_BOOTCOMMAND \
+	"saveenv; " \
+	"run pr_spoiler; " \
+	"run pr_fstype; " \
+	"run pr_kernel;" \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot2;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		1
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/te-imx6ull-nano-cpu-v2.h a/include/configs/te-imx6ull-nano-cpu-v2.h
--- b/include/configs/te-imx6ull-nano-cpu-v2.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/te-imx6ull-nano-cpu-v2.h	2023-08-31 14:52:04.348303872 +0300
@@ -0,0 +1,169 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-NANO-CPU-V1 512MB DDR3L
+ */
+#ifndef __TE_IMX6ULL_NANO_CPU_V1_CONFIG_H
+#define __TE_IMX6ULL_NANO_CPU_V1_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE	SZ_512M
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	7
+
+#define ROOTPART	5
+
+/* "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \    */
+/* "image=" CONFIG_KERNELNAME "\0" \ */
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=debian-te-imx6ull-nano-cpu-v1-zImage\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=openwrt-imx6ull-nano-cpu-v1.dtb\0" \
+	"fdt_addr=0x84000000\0" \
+	"fdt_upd=no\0" \
+	"boot_fdt=try\0" \
+	"boot_count=0\0" \
+	"prog=mmc dev 1; mmc erase 0 100000; res;\0 " \
+	"boot_recovery=run recoveryargs; run load_recovery; bootz ${loadaddr} - ${fdt_addr};\0" \
+	"load_recovery=ext4load mmc ${mmcdev}:2 ${loadaddr} recovery.bin ; ext4load mmc ${mmcdev}:2 ${fdt_addr} rcvr.dtb;\0" \
+	"serverip=192.168.1.117\0" \
+	"ip_dyn=yes\0" \
+	"inc_bootcount=echo Increment bootcount... ; setexpr boot_count ${boot_count} + 1;saveenv;\0" \
+	"chk_bootcount=if test ${update} = yes; then echo *  Increment count...        * ; run inc_bootcount; else echo *  Bit UPDATE is not set...  *; fi; \0" \
+	"kernel_upd=no\0" \
+	"rootfs_upd=no\0" \
+	"update=no\0" \
+	"ostype=openwrt\0" \
+	"recoverymod=no\0" \
+	"sftrec=no\0" \
+	"mfg=yes\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"fspart=yes\0" \
+	"mmcbot=" CONFIG_MMCROOT "\0" \
+	"mmcroot=/dev/mmcblk1p${fspart} rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"serial=123456\0" \
+	"model=v2\0" \
+	"module=imx6ull-nano-cpu\0" \
+	"prefix=te\0" \
+	"set_kernelfile= setenv image ${ostype}-${prefix}-${module}-${model}-zImage;\0" \
+	"set_fdtfile= setenv fdt_file ${ostype}-${module}-${model}.dtb;\0" \
+	"usbrc=no\0" \
+	"usbmode=no\0" \
+	"usbchk=usb start; if test -e usb 0:1 /teupdate/update.txt; then setenv recoverymod usb; echo *  USBDrive with update found* ; fi;\0" \
+	"pr_spoiler=echo ******************************\0" \
+	"pr_fstype=echo Current File System ${ostype};\0" \
+	"pr_kernel=echo Current Kernel partition mmcblk1p${mmcpart};\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} root=${mmcroot} ip=dhcp\0" \
+	"recoveryargs=setenv bootargs console=${console},${baudrate} ip=dhcp\0" \
+	"loadimage=ext4load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=ext4load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+	"check_recovery=if test ${recoverymod} != no; then echo ********START RECOVERY******** ; run boot_recovery; else echo *  Recovery Mode is not set..* ; fi; \0" \
+	"wdtchk=i2c dev 1;if i2c probe 0x63;then echo *  WatchDOG OK               *; else res; fi; \0" \
+	"mfgchk=if test ${mfg} = no; then echo *  Run MFG burning tool...   * ; env default -a; saveenv; run boot_recovery; else echo *  MFG is NOT set...         * ; fi; \0" \
+	"change_ker_part=if test ${mmcpart} -eq 8; then setenv mmcpart 7; else setenv mmcpart 8; fi; \0" \
+	"change_rfs_part=if test ${fspart} = yes; then setenv fspart no; else setenv fspart yes; fi; \0" \
+	"reset_update=setenv fdt_upd no; setenv kernel_upd no; setenv rootfs_upd no; setenv update no; setenv boot_count 0; echo Reset update bits...; saveenv;\0" \
+	"renew_fdt=ext4load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}-old; ext4write mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file} $filesize; echo ***** CORRECTION FDT_FILE **** ;\0" \
+	"renew_image=ext4load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}-old; ext4write mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image} $filesize; echo ****** CORRECTION IMAGE ****** ;\0 " \
+	"mmcboot2=run pr_spoiler; run set_kernelfile; run set_fdtfile; run wdtchk; run mfgchk; run usbchk; saveenv; run check_recovery; run chk_bootcount; " \
+			"if test ${boot_count} -eq 5; then " \
+				"echo \"* Try repair boot ...*\"; " \   
+					"if test ${fdt_upd} = yes && test ${kernel_upd} = yes && test ${rootfs_upd} = yes; then " \
+						"run change_ker_part; run change_rfs_part; " \
+					"else " \
+						"echo \"****** CORRECTION UPDATE *****\"; " \
+						"if test ${fdt_upd} = yes; then run renew_fdt; fi; " \
+						"if test ${kernel_upd} = yes; then run renew_image; fi; " \
+						"if test ${rootfs_upd} = yes; then " \
+							"run change_rfs_part; echo \"****** CORRECTION ROOTFS *****\"; fi; " \
+					"fi; " \
+				"run reset_update; " \
+			"else " \
+				"echo \"*       Start $ostype        *\"; " \
+			"fi; "	\
+			    "if test ${fspart} = yes; then " \
+					"setenv mmcroot /dev/mmcblk1p5 rootwait rw; " \
+					"echo \"*  ROOT partition mmcblk1p5   *\"; " \
+                "else " \
+					"setenv mmcroot /dev/mmcblk1p6 rootwait rw; " \
+					"echo \"*  ROOT partition mmcblk1p6   *\"; " \
+				"fi; " \
+                " run mmcargs; run pr_spoiler; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+	"mmcboot=echo * Booting from mmc ...* ; " \
+		"if test ${fspart} = yes; then " \
+                        "setenv mmcroot /dev/mmcblk1p5 rootwait rw; " \
+                "else " \
+                        "setenv mmcroot /dev/mmcblk1p6 rootwait rw; " \
+                "fi; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+
+       
+
+#define CONFIG_BOOTCOMMAND \
+	"saveenv; " \
+	"run pr_spoiler; " \
+	"run pr_fstype; " \
+	"run pr_kernel;" \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot2;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		1
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/te-imx6ull-nano.h a/include/configs/te-imx6ull-nano.h
--- b/include/configs/te-imx6ull-nano.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/te-imx6ull-nano.h	2022-07-21 18:32:17.056416963 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-NANO module 512MB DDR3L
+ */
+#ifndef __TE_IMX6ULL_NANO_CONFIG_H
+#define __TE_IMX6ULL_NANO_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE	SZ_512M
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x83000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} " \
+		"root=${mmcroot}\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		0
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/te-imx6ull-sodimm-1024mb.h a/include/configs/te-imx6ull-sodimm-1024mb.h
--- b/include/configs/te-imx6ull-sodimm-1024mb.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/te-imx6ull-sodimm-1024mb.h	2022-07-21 18:32:52.113028075 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-SODIMM module 1024MB DDR3L
+ */
+#ifndef __TE_IMX6ULL_SODIMM_1024MB_CONFIG_H
+#define __TE_IMX6ULL_SODIMM_1024MB_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE		SZ_1G
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x83000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} " \
+		"root=${mmcroot}\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		0
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
diff -urN b/include/configs/te-imx6ull-sodimm.h a/include/configs/te-imx6ull-sodimm.h
--- b/include/configs/te-imx6ull-sodimm.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/te-imx6ull-sodimm.h	2022-07-21 18:33:23.269571142 +0300
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2022 Tachyon Energy
+ *
+ * Configuration settings for the Tachyon Energy TE-iMX6ULL-SODIMM module 512MB DDR3L
+ */
+#ifndef __TE_IMX6ULL_SODIMM_CONFIG_H
+#define __TE_IMX6ULL_SODIMM_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+#define PHYS_SDRAM_SIZE	SZ_512M
+
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+/* NAND pin conflicts with usdhc2 */
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#else
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#endif
+#endif
+
+#define BOOTARGS_CMA_SIZE   ""
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+	"console=ttymxc0\0" \
+	"fdt_high=0xffffffff\0" \
+	"initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x83000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console},${baudrate} " \
+		"root=${mmcroot}\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev}; " \
+    "run mmcboot;" 
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+#define CONFIG_IOMUX_LPSR
+
+#define CONFIG_SOFT_SPI
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_ENET_DEV		0
+#if (CONFIG_FEC_ENET_DEV == 0)
+#define CONFIG_ETHPRIME			"eth0"
+#elif (CONFIG_FEC_ENET_DEV == 1)
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+#endif
+
+#endif
