{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589665467863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589665467868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 16 23:44:27 2020 " "Processing started: Sat May 16 23:44:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589665467868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665467868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Next186_SoC -c Next186_SoC " "Command: quartus_sta Next186_SoC -c Next186_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665467869 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1589665468007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665468679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665468727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665468727 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_60f1 " "Entity dcfifo_60f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6qf1 " "Entity dcfifo_6qf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bmg1 " "Entity dcfifo_bmg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_emf1 " "Entity dcfifo_emf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ote1 " "Entity dcfifo_ote1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665469796 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469796 ""}
{ "Info" "ISTA_SDC_FOUND" "Next186_SoC.sdc " "Reading SDC File: 'Next186_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 9 CLOCK_50 port " "Ignored filter at Next186_SoC.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Next186_SoC.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Next186_SoC.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589665469868 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469868 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 37 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 37 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 265 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 265 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 205 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 205 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665469874 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 117 CLOCK_50 clock " "Ignored filter at Next186_SoC.sdc(117): CLOCK_50 could not be matched with a clock" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589665469877 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 118 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(118): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\] " "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589665469877 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469885 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_27 CLOCK_27 " "create_clock -period 1.000 -name CLOCK_27 CLOCK_27" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589665469894 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCK SPI_SCK " "create_clock -period 1.000 -name SPI_SCK SPI_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589665469894 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665469894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665470184 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665470187 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665470187 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1589665470188 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1589665470213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1589665474000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665474000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.157 " "Worst-case setup slack is -36.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.157         -112127.886 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -36.157         -112127.886 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.894           -9942.511 CLOCK_27  " "  -19.894           -9942.511 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.512            -708.321 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -19.512            -708.321 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.475           -1939.103 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -12.475           -1939.103 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.286           -2830.848 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.286           -2830.848 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.512            -617.766 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -10.512            -617.766 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658            -348.883 SPI_SCK  " "   -5.658            -348.883 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.231            -352.486 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -5.231            -352.486 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665474018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -3.148 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.201              -3.148 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.410               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.423               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.434               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.447               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.454               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 CLOCK_27  " "    0.484               0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 SPI_SCK  " "    0.485               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665474198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.883 " "Worst-case recovery slack is -5.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.883             -35.143 SPI_SCK  " "   -5.883             -35.143 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665474206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.109 " "Worst-case removal slack is 4.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.109               0.000 SPI_SCK  " "    4.109               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665474213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -1382.540 CLOCK_27  " "   -4.000           -1382.540 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999           -1125.993 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.999           -1125.993 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -9532.136 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.901           -9532.136 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -380.121 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.901            -380.121 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120           -1094.110 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.120           -1094.110 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.343 SPI_SCK  " "   -3.000            -135.343 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285              -4.792 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.285              -4.792 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814            -105.872 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.814            -105.872 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665474224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665474224 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665475448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 162 synchronizer chains. " "Report Metastability: Found 162 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589665475626 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665475626 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1589665475641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665475690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665477957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665478781 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665478783 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665478783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1589665479225 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665479225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.899 " "Worst-case setup slack is -33.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.899         -104940.645 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -33.899         -104940.645 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.586           -9354.118 CLOCK_27  " "  -18.586           -9354.118 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.897            -655.916 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -17.897            -655.916 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.316           -1817.029 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.316           -1817.029 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.543           -2617.438 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.543           -2617.438 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.459            -544.739 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -9.459            -544.739 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308            -326.240 SPI_SCK  " "   -5.308            -326.240 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.734            -316.681 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -4.734            -316.681 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665479236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.263               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.383               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.384               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.402               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 CLOCK_27  " "    0.430               0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 SPI_SCK  " "    0.430               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665479407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.847 " "Worst-case recovery slack is -5.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.847             -34.982 SPI_SCK  " "   -5.847             -34.982 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665479418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.761 " "Worst-case removal slack is 3.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.761               0.000 SPI_SCK  " "    3.761               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665479429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -1408.316 CLOCK_27  " "   -4.000           -1408.316 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999           -1123.677 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.999           -1123.677 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -9558.101 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.901           -9558.101 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -379.705 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.901            -379.705 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120           -1094.110 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.120           -1094.110 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.343 SPI_SCK  " "   -3.000            -135.343 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285              -4.776 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.285              -4.776 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814            -105.872 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.814            -105.872 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665479444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665479444 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665480584 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 162 synchronizer chains. " "Report Metastability: Found 162 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589665480745 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665480745 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1589665480768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481285 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665481287 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1589665481445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.262 " "Worst-case setup slack is -15.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.262          -47019.562 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.262          -47019.562 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.240            -284.075 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.240            -284.075 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.100            -909.728 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.100            -909.728 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.026           -3911.255 CLOCK_27  " "   -8.026           -3911.255 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.194            -835.634 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.194            -835.634 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.265            -127.016 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.265            -127.016 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120            -105.323 SPI_SCK  " "   -2.120            -105.323 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161             -57.832 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.161             -57.832 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.155               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.155               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.174               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.179               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.186               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLOCK_27  " "    0.190               0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 SPI_SCK  " "    0.199               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.221 " "Worst-case recovery slack is -2.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221             -13.271 SPI_SCK  " "   -2.221             -13.271 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 SPI_SCK  " "    1.126               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -908.627 CLOCK_27  " "   -3.000            -908.627 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -133.889 SPI_SCK  " "   -3.000            -133.889 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798            -853.163 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.798            -853.163 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798              -3.806 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.798              -3.806 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700           -7174.707 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.700           -7174.707 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700            -242.127 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.700            -242.127 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919            -658.004 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.919            -658.004 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154             -20.328 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.154             -20.328 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.387               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589665481668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665481668 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665482850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 162 synchronizer chains. " "Report Metastability: Found 162 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589665483017 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665483017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665483531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665483532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589665483821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 16 23:44:43 2020 " "Processing ended: Sat May 16 23:44:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589665483821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589665483821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589665483821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589665483821 ""}
