{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543000822936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543000822942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 11:20:22 2018 " "Processing started: Fri Nov 23 11:20:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543000822942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000822942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000822942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543000823535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543000823535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab6TopLevel.sv " "Can't analyze file -- file Lab6TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file xycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XYcounter " "Found entity 1: XYcounter" {  } { { "XYcounter.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/XYcounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmodifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkmodifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkmodifier " "Found entity 1: clkmodifier" {  } { { "clkmodifier.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/clkmodifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBcontrol " "Found entity 1: RGBcontrol" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectTopLevel " "Found entity 1: FinalProjectTopLevel" {  } { { "FinalProjectTopLevel.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objectlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file objectlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ObjectLocation " "Found entity 1: ObjectLocation" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProjectTopLevel " "Elaborating entity \"FinalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543000833397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ObjectLocation ObjectLocation:L0 " "Elaborating entity \"ObjectLocation\" for hierarchy \"ObjectLocation:L0\"" {  } { { "FinalProjectTopLevel.sv" "L0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543000833413 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Oh ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Oh\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ow ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Ow\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ox ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Ox\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Oy ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Oy\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ObjectLocation.sv(9) " "SystemVerilog RTL Coding error at ObjectLocation.sv(9): always_comb construct does not infer purely combinational logic." {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1543000833428 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ObjectLocation:L0 " "Can't elaborate user hierarchy \"ObjectLocation:L0\"" {  } { { "FinalProjectTopLevel.sv" "L0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543000833444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543000833538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 23 11:20:33 2018 " "Processing ended: Fri Nov 23 11:20:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543000833538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543000833538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543000833538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000834235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543000822936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543000822942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 11:20:22 2018 " "Processing started: Fri Nov 23 11:20:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543000822942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000822942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000822942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543000823535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543000823535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab6TopLevel.sv " "Can't analyze file -- file Lab6TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file xycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XYcounter " "Found entity 1: XYcounter" {  } { { "XYcounter.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/XYcounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmodifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkmodifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkmodifier " "Found entity 1: clkmodifier" {  } { { "clkmodifier.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/clkmodifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBcontrol " "Found entity 1: RGBcontrol" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectTopLevel " "Found entity 1: FinalProjectTopLevel" {  } { { "FinalProjectTopLevel.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objectlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file objectlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ObjectLocation " "Found entity 1: ObjectLocation" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543000833350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProjectTopLevel " "Elaborating entity \"FinalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543000833397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ObjectLocation ObjectLocation:L0 " "Elaborating entity \"ObjectLocation\" for hierarchy \"ObjectLocation:L0\"" {  } { { "FinalProjectTopLevel.sv" "L0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543000833413 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Oh ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Oh\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ow ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Ow\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ox ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Ox\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Oy ObjectLocation.sv(9) " "Verilog HDL Always Construct warning at ObjectLocation.sv(9): inferring latch(es) for variable \"Oy\", which holds its previous value in one or more paths through the always construct" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ObjectLocation.sv(9) " "SystemVerilog RTL Coding error at ObjectLocation.sv(9): always_comb construct does not infer purely combinational logic." {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1543000833428 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oy\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Oy\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ox\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Ox\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ow\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Ow\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[0\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[0\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[1\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[1\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[2\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[2\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[3\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[3\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[4\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[4\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[5\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[5\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[6\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[6\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[7\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[7\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[8\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[8\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[9\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[9\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[10\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[10\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[11\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[11\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[12\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[12\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[13\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[13\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[14\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[14\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[15\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[15\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[16\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[16\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[17\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[17\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[18\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[18\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[19\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[19\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[20\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[20\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[21\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[21\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[22\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[22\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[23\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[23\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[24\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[24\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[25\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[25\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[26\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[26\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[27\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[27\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[28\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[28\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[29\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[29\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[30\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[30\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oh\[31\] ObjectLocation.sv(9) " "Inferred latch for \"Oh\[31\]\" at ObjectLocation.sv(9)" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833428 "|FinalProjectTopLevel|ObjectLocation:L0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ObjectLocation:L0 " "Can't elaborate user hierarchy \"ObjectLocation:L0\"" {  } { { "FinalProjectTopLevel.sv" "L0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543000833444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543000833538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 23 11:20:33 2018 " "Processing ended: Fri Nov 23 11:20:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543000833538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543000833538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543000833538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543000833538 ""}
