
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v
# synth_design -part xc7z020clg484-3 -top sum_complex_vector_unit_18_18_16_42 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sum_complex_vector_unit_18_18_16_42 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 290305 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 242287 ; free virtual = 306483
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_complex_vector_unit_18_18_16_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sum_complex_vector_unit_18_18_16_42' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 242189 ; free virtual = 306388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 242173 ; free virtual = 306370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 242179 ; free virtual = 306377
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1601.492 ; gain = 125.852 ; free physical = 241726 ; free virtual = 305926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sum_complex_vector_unit_18_18_16_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241477 ; free virtual = 305680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241455 ; free virtual = 305658
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241445 ; free virtual = 305648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241467 ; free virtual = 305669
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241464 ; free virtual = 305667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241462 ; free virtual = 305665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241462 ; free virtual = 305665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241461 ; free virtual = 305664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241460 ; free virtual = 305663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   164|
|2     |LUT1   |     1|
|3     |LUT2   |    15|
|4     |LUT3   |   576|
|5     |LUT4   |     2|
|6     |LUT6   |     6|
|7     |FDRE   |   591|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1355|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241460 ; free virtual = 305663
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241459 ; free virtual = 305662
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1726.812 ; gain = 251.172 ; free physical = 241466 ; free virtual = 305669
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_complex_vector_unit_18_18_16_42' is not ideal for floorplanning, since the cellview 'sum_complex_vector_unit_18_18_16_42' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.973 ; gain = 0.000 ; free physical = 241303 ; free virtual = 305506
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1850.973 ; gain = 375.430 ; free physical = 241360 ; free virtual = 305563
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.625 ; gain = 563.652 ; free physical = 240370 ; free virtual = 304573
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.625 ; gain = 0.000 ; free physical = 240370 ; free virtual = 304573
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.633 ; gain = 0.000 ; free physical = 240364 ; free virtual = 304568
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239960 ; free virtual = 304164

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c9f0b2e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239959 ; free virtual = 304164

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c9f0b2e8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c9f0b2e8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f165d3f7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f165d3f7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 84b830a8

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239936 ; free virtual = 304140
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 84b830a8

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239936 ; free virtual = 304140
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239936 ; free virtual = 304140
Ending Logic Optimization Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239936 ; free virtual = 304140

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
Ending Netlist Obfuscation Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.699 ; gain = 0.000 ; free physical = 239935 ; free virtual = 304139
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 84b830a8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sum_complex_vector_unit_18_18_16_42 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2524.691 ; gain = 0.000 ; free physical = 239877 ; free virtual = 304081
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2528.680 ; gain = 3.988 ; free physical = 239871 ; free virtual = 304075
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.889 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2529.680 ; gain = 4.988 ; free physical = 239869 ; free virtual = 304073
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2727.871 ; gain = 198.191 ; free physical = 239868 ; free virtual = 304072
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2727.871 ; gain = 203.180 ; free physical = 239868 ; free virtual = 304072

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239892 ; free virtual = 304096


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sum_complex_vector_unit_18_18_16_42 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 591
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239892 ; free virtual = 304096
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 84b830a8
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2727.871 ; gain = 219.172 ; free physical = 239896 ; free virtual = 304101
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28577168 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 84b830a8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239930 ; free virtual = 304134
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 84b830a8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239930 ; free virtual = 304134
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 84b830a8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239931 ; free virtual = 304135
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 84b830a8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239931 ; free virtual = 304135
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239931 ; free virtual = 304135

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239931 ; free virtual = 304135
Ending Netlist Obfuscation Task | Checksum: 84b830a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239931 ; free virtual = 304135
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239713 ; free virtual = 303917
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0c5fa1c5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239713 ; free virtual = 303917
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239713 ; free virtual = 303917

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccb6f034

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239705 ; free virtual = 303910

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18a2188e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239811 ; free virtual = 304015

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18a2188e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239811 ; free virtual = 304015
Phase 1 Placer Initialization | Checksum: 18a2188e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239810 ; free virtual = 304015

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1194e3cd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239800 ; free virtual = 304005

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239778 ; free virtual = 303983

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: eff1fd43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239778 ; free virtual = 303982
Phase 2 Global Placement | Checksum: 1865b831a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239776 ; free virtual = 303981

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1865b831a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239774 ; free virtual = 303979

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae4b3020

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239746 ; free virtual = 303951

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a989123f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239745 ; free virtual = 303949

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a989123f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239745 ; free virtual = 303949

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 221c0c793

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239749 ; free virtual = 303954

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23ecf3873

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239744 ; free virtual = 303949

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23ecf3873

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239744 ; free virtual = 303948
Phase 3 Detail Placement | Checksum: 23ecf3873

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239744 ; free virtual = 303948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1680c09c5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1680c09c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239789 ; free virtual = 303994
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.157. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2074981bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239788 ; free virtual = 303993
Phase 4.1 Post Commit Optimization | Checksum: 2074981bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239788 ; free virtual = 303993

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2074981bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239787 ; free virtual = 303992

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2074981bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239786 ; free virtual = 303990

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239786 ; free virtual = 303990
Phase 4.4 Final Placement Cleanup | Checksum: 20884c2ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239783 ; free virtual = 303987
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20884c2ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239783 ; free virtual = 303988
Ending Placer Task | Checksum: 14bfddea7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239801 ; free virtual = 304006
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239801 ; free virtual = 304006
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239768 ; free virtual = 303973
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239766 ; free virtual = 303971
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 239759 ; free virtual = 303966
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7e0bad43 ConstDB: 0 ShapeSum: cdf23164 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_imag_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "clr" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clr". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_imag_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_imag_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_real_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_real_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 113e40aca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241279 ; free virtual = 305484
Post Restoration Checksum: NetGraph: feb23a1d NumContArr: 1531d0ad Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113e40aca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241274 ; free virtual = 305479

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113e40aca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241239 ; free virtual = 305443

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113e40aca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241239 ; free virtual = 305443
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1592eeefa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241236 ; free virtual = 305441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.305  | TNS=0.000  | WHS=0.145  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18929947d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241243 ; free virtual = 305447

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10304e24e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241222 ; free virtual = 305427

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.571  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c6cc07f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241209 ; free virtual = 305414
Phase 4 Rip-up And Reroute | Checksum: 15c6cc07f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241209 ; free virtual = 305414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15c6cc07f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241209 ; free virtual = 305414

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15c6cc07f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241209 ; free virtual = 305413
Phase 5 Delay and Skew Optimization | Checksum: 15c6cc07f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241209 ; free virtual = 305413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162258672

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241206 ; free virtual = 305411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.571  | TNS=0.000  | WHS=0.238  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 162258672

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241206 ; free virtual = 305411
Phase 6 Post Hold Fix | Checksum: 162258672

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241206 ; free virtual = 305411

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0205033 %
  Global Horizontal Routing Utilization  = 0.0158046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 189e5d22e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241203 ; free virtual = 305408

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 189e5d22e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241203 ; free virtual = 305407

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17b4762e0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241195 ; free virtual = 305400

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.571  | TNS=0.000  | WHS=0.238  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17b4762e0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241195 ; free virtual = 305400
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241224 ; free virtual = 305429

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241224 ; free virtual = 305429
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241223 ; free virtual = 305428
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241217 ; free virtual = 305424
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2727.871 ; gain = 0.000 ; free physical = 241217 ; free virtual = 305424
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.312 ; gain = 0.000 ; free physical = 240700 ; free virtual = 304905
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:05:08 2022...
