Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 27 12:15:32 2024
| Host         : DESKTOP-J65OIEO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   4           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: S2 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ric/stato_attuale_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ric/stato_attuale_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ric/stato_attuale_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.930        0.000                      0                  102        0.240        0.000                      0                  102        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.930        0.000                      0                  102        0.240        0.000                      0                  102        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.058ns (22.972%)  route 3.548ns (77.028%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.113     9.928    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.600    15.023    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.858    deb_i/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.058ns (22.972%)  route 3.548ns (77.028%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.113     9.928    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.600    15.023    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[2]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.858    deb_i/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.058ns (22.972%)  route 3.548ns (77.028%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.113     9.928    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.600    15.023    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[3]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.858    deb_i/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.058ns (22.972%)  route 3.548ns (77.028%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.113     9.928    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.600    15.023    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[4]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.858    deb_i/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.219%)  route 3.499ns (76.781%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.064     9.879    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    deb_i/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.219%)  route 3.499ns (76.781%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.064     9.879    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    deb_i/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.219%)  route 3.499ns (76.781%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.064     9.879    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    deb_i/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.219%)  route 3.499ns (76.781%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.064     9.879    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[8]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    deb_i/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.058ns (23.746%)  route 3.398ns (76.254%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.963     9.778    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[10]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    deb_i/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.058ns (23.746%)  route 3.398ns (76.254%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  deb_i/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  deb_i/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.600    deb_i/deb.count_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.152     6.752 f  deb_i/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           1.306     8.057    deb_i/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.326     8.383 f  deb_i/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.308     8.691    deb_i/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.963     9.778    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[11]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    deb_i/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 deb_i/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_attuale_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.238%)  route 0.173ns (47.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_i/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           0.173     1.836    ric/CLEARED_BTN
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.048     1.884 r  ric/stato_attuale[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    ric/stato_attuale[2]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.107     1.644    ric/stato_attuale_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 deb_i/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_attuale_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.839%)  route 0.173ns (48.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_i/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           0.173     1.836    ric/CLEARED_BTN
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.881 r  ric/stato_attuale[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    ric/stato_attuale[1]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091     1.628    ric/stato_attuale_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 deb_i/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_attuale_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.695%)  route 0.174ns (48.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_i/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           0.174     1.837    ric/CLEARED_BTN
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  ric/stato_attuale[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    ric/stato_attuale[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.092     1.629    ric/stato_attuale_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  deb_i/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  deb_i/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.827    deb_i/deb.count_reg_n_0_[0]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  deb_i/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    deb_i/deb.count[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  deb_i/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  deb_i/deb.count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.610    deb_i/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_i/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_i/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           0.168     1.832    deb_i/CLEARED_BTN
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.877    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.613    deb_i/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  deb_i/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.795    deb_i/deb.count_reg_n_0_[11]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  deb_i/deb.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    deb_i/data0[11]
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  deb_i/deb.count_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    deb_i/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  deb_i/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.795    deb_i/deb.count_reg_n_0_[15]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  deb_i/deb.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    deb_i/data0[15]
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    deb_i/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  deb_i/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.794    deb_i/deb.count_reg_n_0_[7]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  deb_i/deb.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    deb_i/data0[7]
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  deb_i/deb.count_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    deb_i/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_i/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.796    deb_i/deb.count_reg_n_0_[23]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  deb_i/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    deb_i/data0[23]
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    deb_i/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_i/deb.count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.796    deb_i/deb.count_reg_n_0_[27]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  deb_i/deb.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    deb_i/data0[27]
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    deb_i/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     deb_i/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     deb_i/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     deb_i/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     deb_i/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     deb_i/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     deb_i/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     deb_i/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     deb_i/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     deb_i/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     deb_i/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     deb_i/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     deb_i/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     deb_i/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     deb_i/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     deb_i/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 1.648ns (38.521%)  route 2.630ns (61.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  S2_IBUF_inst/O
                         net (fo=5, routed)           2.022     3.546    ric/S2_IBUF
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.124     3.670 r  ric/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.609     4.278    ric/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.224ns  (logic 1.676ns (39.681%)  route 2.548ns (60.319%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=5, routed)           2.022     3.546    ric/S2_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.152     3.698 r  ric/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.526     4.224    ric/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.169ns  (logic 1.676ns (40.203%)  route 2.493ns (59.797%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=5, routed)           2.020     3.544    ric/S2_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.152     3.696 r  ric/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.473     4.169    ric/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.068ns  (logic 0.290ns (27.193%)  route 0.778ns (72.807%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  S1_IBUF_inst/O
                         net (fo=4, routed)           0.597     0.843    ric/S1_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.888 r  ric/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.180     1.068    ric/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.088ns  (logic 0.290ns (26.705%)  route 0.797ns (73.295%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  S1_IBUF_inst/O
                         net (fo=4, routed)           0.597     0.843    ric/S1_IBUF
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.888 r  ric/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.200     1.088    ric/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.289ns (25.428%)  route 0.849ns (74.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  S1_IBUF_inst/O
                         net (fo=4, routed)           0.681     0.927    ric/S1_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.044     0.971 r  ric/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.167     1.138    ric/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.560ns  (logic 3.976ns (60.616%)  route 2.584ns (39.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.722     5.325    ric/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ric/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ric/Y_reg/Q
                         net (fo=1, routed)           2.584     8.364    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.885 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.885    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_attuale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.016ns  (logic 0.580ns (28.769%)  route 1.436ns (71.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.723     5.326    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ric/stato_attuale_reg[0]/Q
                         net (fo=6, routed)           0.827     6.609    ric/stato_attuale[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.733 r  ric/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.609     7.342    ric/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_attuale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.961ns  (logic 0.608ns (30.997%)  route 1.353ns (69.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.723     5.326    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ric/stato_attuale_reg[0]/Q
                         net (fo=6, routed)           0.827     6.609    ric/stato_attuale[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.152     6.761 r  ric/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.526     7.287    ric/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_attuale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.775ns  (logic 0.712ns (40.121%)  route 1.063ns (59.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.723     5.326    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  ric/stato_attuale_reg[2]/Q
                         net (fo=5, routed)           0.589     6.334    ric/stato_attuale[2]
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.293     6.627 r  ric/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.473     7.100    ric/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/stato_attuale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.187ns (32.538%)  route 0.388ns (67.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  ric/stato_attuale_reg[0]/Q
                         net (fo=6, routed)           0.220     1.883    ric/stato_attuale[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.046     1.929 r  ric/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.167     2.096    ric/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_attuale_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.184ns (30.852%)  route 0.412ns (69.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  ric/stato_attuale_reg[1]/Q
                         net (fo=6, routed)           0.232     1.894    ric/stato_attuale[1]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.043     1.937 r  ric/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.180     2.118    ric/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_attuale_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.186ns (30.101%)  route 0.432ns (69.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ric/stato_attuale_reg[1]/Q
                         net (fo=6, routed)           0.232     1.894    ric/stato_attuale[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.045     1.939 r  ric/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.200     2.139    ric/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.362ns (65.344%)  route 0.723ns (34.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    ric/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ric/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ric/Y_reg/Q
                         net (fo=1, routed)           0.723     2.385    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.606 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.606    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 1.648ns (44.936%)  route 2.020ns (55.064%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=5, routed)           2.020     3.544    ric/S2_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     3.668 r  ric/Y_temp/O
                         net (fo=1, routed)           0.000     3.668    ric/Y_temp__0
    SLICE_X1Y88          FDRE                                         r  ric/Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602     5.025    ric/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ric/Y_reg/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 1.591ns (45.282%)  route 1.923ns (54.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B1_IBUF_inst/O
                         net (fo=3, routed)           1.923     3.391    deb_i/B1_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  deb_i/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.515    deb_i/BTN_state__0[1]
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604     5.027    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 1.591ns (45.308%)  route 1.921ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B1_IBUF_inst/O
                         net (fo=3, routed)           1.921     3.389    deb_i/B1_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.513 r  deb_i/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.513    deb_i/BTN_state__0[0]
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604     5.027    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.591ns (47.316%)  route 1.772ns (52.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B1_IBUF_inst/O
                         net (fo=3, routed)           1.772     3.239    deb_i/B1_IBUF
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.124     3.363 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     3.363    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604     5.027    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 ric/stato_prossimo_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_attuale_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.648ns  (logic 0.711ns (43.135%)  route 0.937ns (56.865%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/stato_prossimo_reg[2]/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/stato_prossimo_reg[2]/Q
                         net (fo=1, routed)           0.937     1.496    ric/stato_prossimo[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.152     1.648 r  ric/stato_attuale[2]_i_1/O
                         net (fo=1, routed)           0.000     1.648    ric/stato_attuale[2]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603     5.026    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/C

Slack:                    inf
  Source:                 ric/stato_prossimo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_attuale_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.498ns  (logic 0.683ns (45.589%)  route 0.815ns (54.411%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/stato_prossimo_reg[1]/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/stato_prossimo_reg[1]/Q
                         net (fo=1, routed)           0.815     1.374    ric/stato_prossimo[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.498 r  ric/stato_attuale[1]_i_1/O
                         net (fo=1, routed)           0.000     1.498    ric/stato_attuale[1]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603     5.026    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/C

Slack:                    inf
  Source:                 ric/stato_prossimo_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_attuale_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.683ns (51.657%)  route 0.639ns (48.343%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/stato_prossimo_reg[0]/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/stato_prossimo_reg[0]/Q
                         net (fo=1, routed)           0.639     1.198    ric/stato_prossimo[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.322 r  ric/stato_attuale[0]_i_1/O
                         net (fo=1, routed)           0.000     1.322    ric/stato_attuale[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603     5.026    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/stato_prossimo_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_attuale_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.203ns (48.895%)  route 0.212ns (51.105%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/stato_prossimo_reg[0]/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_prossimo_reg[0]/Q
                         net (fo=1, routed)           0.212     0.370    ric/stato_prossimo[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.415 r  ric/stato_attuale[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    ric/stato_attuale[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[0]/C

Slack:                    inf
  Source:                 ric/stato_prossimo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_attuale_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.203ns (42.189%)  route 0.278ns (57.811%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/stato_prossimo_reg[1]/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_prossimo_reg[1]/Q
                         net (fo=1, routed)           0.278     0.436    ric/stato_prossimo[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.481 r  ric/stato_attuale[1]_i_1/O
                         net (fo=1, routed)           0.000     0.481    ric/stato_attuale[1]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[1]/C

Slack:                    inf
  Source:                 ric/stato_prossimo_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_attuale_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.202ns (39.662%)  route 0.307ns (60.338%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/stato_prossimo_reg[2]/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_prossimo_reg[2]/Q
                         net (fo=1, routed)           0.307     0.465    ric/stato_prossimo[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.044     0.509 r  ric/stato_attuale[2]_i_1/O
                         net (fo=1, routed)           0.000     0.509    ric/stato_attuale[2]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ric/stato_attuale_reg[2]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.280ns (28.925%)  route 0.689ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.689     0.924    deb_i/B1_IBUF
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.969 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.969    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.290ns (29.887%)  route 0.681ns (70.113%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  S1_IBUF_inst/O
                         net (fo=4, routed)           0.681     0.927    ric/S1_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.045     0.972 r  ric/Y_temp/O
                         net (fo=1, routed)           0.000     0.972    ric/Y_temp__0
    SLICE_X1Y88          FDRE                                         r  ric/Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    ric/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ric/Y_reg/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.280ns (27.158%)  route 0.752ns (72.842%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.752     0.987    deb_i/B1_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.032 r  deb_i/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.032    deb_i/BTN_state__0[1]
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.280ns (27.132%)  route 0.753ns (72.868%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.753     0.988    deb_i/B1_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.033 r  deb_i/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.033    deb_i/BTN_state__0[0]
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/C





