;/**************************************************************************//**
; * @file     startup_CC3220SF.s
; * @brief    CMSIS Cortex-M ARMv7-M based Core Device Startup File for
; *           Device CC3220SF
; * @version  V5.00
; * @date     02. March 2016
; ******************************************************************************/
;/*
; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
; *
; * SPDX-License-Identifier: Apache-2.0
; *
; * Licensed under the Apache License, Version 2.0 (the License); you may
; * not use this file except in compliance with the License.
; * You may obtain a copy of the License at
; *
; * www.apache.org/licenses/LICENSE-2.0
; *
; * Unless required by applicable law or agreed to in writing, software
; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; * See the License for the specific language governing permissions and
; * limitations under the License.
; */
;/*

;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
;*/


; <h> Stack Configuration
;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
; </h>

__initial_sp        EQU     0x20040000  ; Top of RAM


                PRESERVE8
                THUMB


; Vector Table Mapped to Address 0 at Reset
                AREA    RESET, DATA, READONLY
                EXPORT  __Vectors
                EXPORT  __Vectors_End
                EXPORT  __Vectors_Size

__Vectors       DCD     __initial_sp               ; Top of Stack
                DCD     Reset_Handler              ; Reset Handler
                DCD     NMI_Handler                ; NMI Handler
                DCD     HardFault_Handler          ; Hard Fault Handler
                DCD     MemManage_Handler          ; MPU Fault Handler
                DCD     BusFault_Handler           ; Bus Fault Handler
                DCD     UsageFault_Handler         ; Usage Fault Handler
                DCD     0                          ; Reserved
                DCD     0                          ; Reserved
                DCD     0                          ; Reserved
                DCD     0                          ; Reserved
                DCD     SVC_Handler                ; SVCall Handler
                DCD     DebugMon_Handler           ; Debug Monitor Handler
                DCD     0                          ; Reserved
                DCD     PendSV_Handler             ; PendSV Handler
                DCD     SysTick_Handler            ; SysTick Handler

                ; External Interrupts
                DCD     INT_GPIOA0_IRQHandler     /* 16 */
                DCD     INT_GPIOA1_IRQHandler     /* 17 */
                DCD     INT_GPIOA2_IRQHandler     /* 18 */
                DCD     INT_GPIOA3_IRQHandler     /* 19 */
                DCD     0                         /* 20 Reserved interrupt */
                DCD     INT_UARTA0_IRQHandler     /* 21 */
                DCD     INT_UARTA1_IRQHandler     /* 22 */
                DCD     0                         /* 23 Reserved interrupt */
                DCD     INT_I2CA0_IRQHandler      /* 24 */
                DCD     0                         /* 25 Reserved interrupt */
                DCD     0                         /* 26 Reserved interrupt */
                DCD     0                         /* 27 Reserved interrupt */
                DCD     0                         /* 28 Reserved interrupt */
                DCD     0                         /* 29 Reserved interrupt */
                DCD     INT_ADCCH0_IRQHandler     /* 30 */
                DCD     INT_ADCCH1_IRQHandler     /* 31 */
                DCD     INT_ADCCH2_IRQHandler     /* 32 */
                DCD     INT_ADCCH3_IRQHandler     /* 33 */
                DCD     INT_WDT_IRQHandler        /* 34 */
                DCD     INT_TIMERA0A_IRQHandler   /* 35 */
                DCD     INT_TIMERA0B_IRQHandler   /* 36 */
                DCD     INT_TIMERA1A_IRQHandler   /* 37 */
                DCD     INT_TIMERA1B_IRQHandler   /* 38 */
                DCD     INT_TIMERA2A_IRQHandler   /* 39 */
                DCD     INT_TIMERA2B_IRQHandler   /* 40 */
                DCD     0                         /* 41 Reserved interrupt */
                DCD     0                         /* 42 Reserved interrupt */
                DCD     0                         /* 43 Reserved interrupt */
                DCD     0                         /* 44 Reserved interrupt */
                DCD     INT_FLASH_IRQHandler      /* 45 */
                DCD     0                         /* 46 Reserved interrupt */
                DCD     0                         /* 47 Reserved interrupt */
                DCD     0                         /* 48 Reserved interrupt */
                DCD     0                         /* 49 Reserved interrupt */
                DCD     0                         /* 50 Reserved interrupt */
                DCD     INT_TIMERA3A_IRQHandler   /* 51 */
                DCD     INT_TIMERA3B_IRQHandler   /* 52 */
                DCD     0                         /* 53 Reserved interrupt */
                DCD     0                         /* 54 Reserved interrupt */
                DCD     0                         /* 55 Reserved interrupt */
                DCD     0                         /* 56 Reserved interrupt */
                DCD     0                         /* 57 Reserved interrupt */
                DCD     0                         /* 58 Reserved interrupt */
                DCD     0                         /* 59 Reserved interrupt */
                DCD     0                         /* 60 Reserved interrupt */
                DCD     0                         /* 61 Reserved interrupt */
                DCD     INT_UDMA_IRQHandler       /* 62 */
                DCD     INT_UDMAERR_IRQHandler    /* 63 */
                DCD     0                         /* 64 Reserved interrupt */
                DCD     0                         /* 65 Reserved interrupt */
                DCD     0                         /* 66 Reserved interrupt */
                DCD     0                         /* 67 Reserved interrupt */
                DCD     0                         /* 68 Reserved interrupt */
                DCD     0                         /* 69 Reserved interrupt */
                DCD     0                         /* 70 Reserved interrupt */
                DCD     0                         /* 71 Reserved interrupt */
                DCD     0                         /* 72 Reserved interrupt */
                DCD     0                         /* 73 Reserved interrupt */
                DCD     0                         /* 74 Reserved interrupt */
                DCD     0                         /* 75 Reserved interrupt */
                DCD     0                         /* 76 Reserved interrupt */
                DCD     0                         /* 77 Reserved interrupt */
                DCD     0                         /* 78 Reserved interrupt */
                DCD     0                         /* 79 Reserved interrupt */
                DCD     0                         /* 80 Reserved interrupt */
                DCD     0                         /* 81 Reserved interrupt */
                DCD     0                         /* 82 Reserved interrupt */
                DCD     0                         /* 83 Reserved interrupt */
                DCD     0                         /* 84 Reserved interrupt */
                DCD     0                         /* 85 Reserved interrupt */
                DCD     0                         /* 86 Reserved interrupt */
                DCD     0                         /* 87 Reserved interrupt */
                DCD     0                         /* 88 Reserved interrupt */
                DCD     0                         /* 89 Reserved interrupt */
                DCD     0                         /* 90 Reserved interrupt */
                DCD     0                         /* 91 Reserved interrupt */
                DCD     0                         /* 92 Reserved interrupt */
                DCD     0                         /* 93 Reserved interrupt */
                DCD     0                         /* 94 Reserved interrupt */
                DCD     0                         /* 95 Reserved interrupt */
                DCD     0                         /* 96 Reserved interrupt */
                DCD     0                         /* 97 Reserved interrupt */
                DCD     0                         /* 98 Reserved interrupt */
                DCD     0                         /* 99 Reserved interrupt */
                DCD     0                         /* 100 Reserved interrupt */
                DCD     0                         /* 101 Reserved interrupt */
                DCD     0                         /* 102 Reserved interrupt */
                DCD     0                         /* 103 Reserved interrupt */
                DCD     0                         /* 104 Reserved interrupt */
                DCD     0                         /* 105 Reserved interrupt */
                DCD     0                         /* 106 Reserved interrupt */
                DCD     0                         /* 107 Reserved interrupt */
                DCD     0                         /* 108 Reserved interrupt */
                DCD     0                         /* 109 Reserved interrupt */
                DCD     0                         /* 110 Reserved interrupt */
                DCD     0                         /* 111 Reserved interrupt */
                DCD     0                         /* 112 Reserved interrupt */
                DCD     0                         /* 113 Reserved interrupt */
                DCD     0                         /* 114 Reserved interrupt */
                DCD     0                         /* 115 Reserved interrupt */
                DCD     0                         /* 116 Reserved interrupt */
                DCD     0                         /* 117 Reserved interrupt */
                DCD     0                         /* 118 Reserved interrupt */
                DCD     0                         /* 119 Reserved interrupt */
                DCD     0                         /* 120 Reserved interrupt */
                DCD     0                         /* 121 Reserved interrupt */
                DCD     0                         /* 122 Reserved interrupt */
                DCD     0                         /* 123 Reserved interrupt */
                DCD     0                         /* 124 Reserved interrupt */
                DCD     0                         /* 125 Reserved interrupt */
                DCD     0                         /* 126 Reserved interrupt */
                DCD     0                         /* 127 Reserved interrupt */
                DCD     0                         /* 128 Reserved interrupt */
                DCD     0                         /* 129 Reserved interrupt */
                DCD     0                         /* 130 Reserved interrupt */
                DCD     0                         /* 131 Reserved interrupt */
                DCD     0                         /* 132 Reserved interrupt */
                DCD     0                         /* 133 Reserved interrupt */
                DCD     0                         /* 134 Reserved interrupt */
                DCD     0                         /* 135 Reserved interrupt */
                DCD     0                         /* 136 Reserved interrupt */
                DCD     0                         /* 137 Reserved interrupt */
                DCD     0                         /* 138 Reserved interrupt */
                DCD     0                         /* 139 Reserved interrupt */
                DCD     0                         /* 140 Reserved interrupt */
                DCD     0                         /* 141 Reserved interrupt */
                DCD     0                         /* 142 Reserved interrupt */
                DCD     0                         /* 143 Reserved interrupt */
                DCD     0                         /* 144 Reserved interrupt */
                DCD     0                         /* 145 Reserved interrupt */
                DCD     0                         /* 146 Reserved interrupt */
                DCD     0                         /* 147 Reserved interrupt */
                DCD     0                         /* 148 Reserved interrupt */
                DCD     0                         /* 149 Reserved interrupt */
                DCD     0                         /* 150 Reserved interrupt */
                DCD     0                         /* 151 Reserved interrupt */
                DCD     0                         /* 152 Reserved interrupt */
                DCD     0                         /* 153 Reserved interrupt */
                DCD     0                         /* 154 Reserved interrupt */
                DCD     0                         /* 155 Reserved interrupt */
                DCD     0                         /* 156 Reserved interrupt */
                DCD     0                         /* 157 Reserved interrupt */
                DCD     0                         /* 158 Reserved interrupt */
                DCD     0                         /* 159 Reserved interrupt */
                DCD     0                         /* 160 Reserved interrupt */
                DCD     0                         /* 161 Reserved interrupt */
                DCD     0                         /* 162 Reserved interrupt */
                DCD     0                         /* 163 Reserved interrupt */
                DCD     INT_SHA_IRQHandler        /* 164 */
                DCD     0                         /* 165 Reserved interrupt */
                DCD     0                         /* 166 Reserved interrupt */
                DCD     INT_AES_IRQHandler        /* 167 */
                DCD     0                         /* 168 Reserved interrupt */
                DCD     INT_DES_IRQHandler        /* 169 */
                DCD     0                         /* 170 Reserved interrupt */
                DCD     0                         /* 171 Reserved interrupt */
                DCD     0                         /* 172 Reserved interrupt */
                DCD     0                         /* 173 Reserved interrupt */
                DCD     0                         /* 174 Reserved interrupt */
                DCD     INT_MMCHS_IRQHandler      /* 175 */
                DCD     0                         /* 176 Reserved interrupt */
                DCD     INT_I2S_IRQHandler        /* 177 */
                DCD     0                         /* 178 Reserved interrupt */
                DCD     INT_CAMERA_IRQHandler     /* 179 */
                DCD     0                         /* 180 Reserved interrupt */
                DCD     0                         /* 181 Reserved interrupt */
                DCD     0                         /* 182 Reserved interrupt */
                DCD     0                         /* 183 Reserved interrupt */
                DCD     0                         /* 184 Reserved interrupt */
                DCD     0                         /* 185 Reserved interrupt */
                DCD     0                         /* 186 Reserved interrupt */
                DCD     INT_NWPIC_IRQHandler      /* 187 */
                DCD     INT_PRCM_IRQHandler       /* 188 */
                DCD     0                         /* 189 Reserved interrupt */
                DCD     0                         /* 190 Reserved interrupt */
                DCD     INT_SSPI_IRQHandler       /* 191 */
                DCD     INT_GSPI_IRQHandler       /* 192 */
                DCD     INT_LSPI_IRQHandler       /* 193 */
                DCD     0                         /* 194 Reserved interrupt */

__Vectors_End

__Vectors_Size  EQU  __Vectors_End - __Vectors

                AREA    |.text|, CODE, READONLY

; Reset handler
Reset_Handler    PROC
                 EXPORT  Reset_Handler             [WEAK]
        IMPORT  SystemInit
        IMPORT  __main

                 LDR     R0, =SystemInit
                 BLX     R0
                 LDR     R0, =__main
                 BX      R0
                 ENDP

; Dummy Exception Handlers (infinite loops which can be modified)

NMI_Handler     PROC
                EXPORT  NMI_Handler                [WEAK]
                B       .
                ENDP
HardFault_Handler\
                PROC
                EXPORT  HardFault_Handler          [WEAK]
                B       .
                ENDP
MemManage_Handler\
                PROC
                EXPORT  MemManage_Handler          [WEAK]
                B       .
                ENDP
BusFault_Handler\
                PROC
                EXPORT  BusFault_Handler           [WEAK]
                B       .
                ENDP
UsageFault_Handler\
                PROC
                EXPORT  UsageFault_Handler         [WEAK]
                B       .
                ENDP
SVC_Handler     PROC
                EXPORT  SVC_Handler                [WEAK]
                B       .
                ENDP
DebugMon_Handler\
                PROC
                EXPORT  DebugMon_Handler           [WEAK]
                B       .
                ENDP
PendSV_Handler  PROC
                EXPORT  PendSV_Handler             [WEAK]
                B       .
                ENDP
SysTick_Handler PROC
                EXPORT  SysTick_Handler            [WEAK]
                B       .
                ENDP

Default_Handler PROC

                EXPORT  INT_GPIOA0_IRQHandler    [WEAK]
                EXPORT  INT_GPIOA1_IRQHandler    [WEAK]
                EXPORT  INT_GPIOA2_IRQHandler    [WEAK]
                EXPORT  INT_GPIOA3_IRQHandler    [WEAK]
                EXPORT  INT_UARTA0_IRQHandler    [WEAK]
                EXPORT  INT_UARTA1_IRQHandler    [WEAK]
                EXPORT  INT_I2CA0_IRQHandler    [WEAK]
                EXPORT  INT_ADCCH0_IRQHandler    [WEAK]
                EXPORT  INT_ADCCH1_IRQHandler    [WEAK]
                EXPORT  INT_ADCCH2_IRQHandler    [WEAK]
                EXPORT  INT_ADCCH3_IRQHandler    [WEAK]
                EXPORT  INT_WDT_IRQHandler       [WEAK]
                EXPORT  INT_TIMERA0A_IRQHandler  [WEAK]
                EXPORT  INT_TIMERA0B_IRQHandler  [WEAK]
                EXPORT  INT_TIMERA1A_IRQHandler  [WEAK]
                EXPORT  INT_TIMERA1B_IRQHandler  [WEAK]
                EXPORT  INT_TIMERA2A_IRQHandler  [WEAK]
                EXPORT  INT_TIMERA2B_IRQHandler  [WEAK]
                EXPORT  INT_FLASH_IRQHandler     [WEAK]
                EXPORT  INT_TIMERA3A_IRQHandler  [WEAK]
                EXPORT  INT_TIMERA3B_IRQHandler  [WEAK]
                EXPORT  INT_UDMA_IRQHandler      [WEAK]
                EXPORT  INT_UDMAERR_IRQHandler   [WEAK]
                EXPORT  INT_SHA_IRQHandler       [WEAK]
                EXPORT  INT_AES_IRQHandler       [WEAK]
                EXPORT  INT_DES_IRQHandler       [WEAK]
                EXPORT  INT_MMCHS_IRQHandler     [WEAK]
                EXPORT  INT_I2S_IRQHandler       [WEAK]
                EXPORT  INT_CAMERA_IRQHandler    [WEAK]
                EXPORT  INT_NWPIC_IRQHandler     [WEAK]
                EXPORT  INT_PRCM_IRQHandler      [WEAK]
                EXPORT  INT_SSPI_IRQHandler      [WEAK]
                EXPORT  INT_GSPI_IRQHandler      [WEAK]
                EXPORT  INT_LSPI_IRQHandler      [WEAK]

INT_GPIOA0_IRQHandler
INT_GPIOA1_IRQHandler
INT_GPIOA2_IRQHandler
INT_GPIOA3_IRQHandler
INT_UARTA0_IRQHandler
INT_UARTA1_IRQHandler
INT_I2CA0_IRQHandler
INT_ADCCH0_IRQHandler
INT_ADCCH1_IRQHandler
INT_ADCCH2_IRQHandler
INT_ADCCH3_IRQHandler
INT_WDT_IRQHandler
INT_TIMERA0A_IRQHandler
INT_TIMERA0B_IRQHandler
INT_TIMERA1A_IRQHandler
INT_TIMERA1B_IRQHandler
INT_TIMERA2A_IRQHandler
INT_TIMERA2B_IRQHandler
INT_FLASH_IRQHandler
INT_TIMERA3A_IRQHandler
INT_TIMERA3B_IRQHandler
INT_UDMA_IRQHandler
INT_UDMAERR_IRQHandler
INT_SHA_IRQHandler
INT_AES_IRQHandler
INT_DES_IRQHandler
INT_MMCHS_IRQHandler
INT_I2S_IRQHandler
INT_CAMERA_IRQHandler
INT_NWPIC_IRQHandler
INT_PRCM_IRQHandler
INT_SSPI_IRQHandler
INT_GSPI_IRQHandler
INT_LSPI_IRQHandler

                B       .

                ENDP

                ALIGN

                 END
