$date
	Mon Jun 20 16:31:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_stallable_pipeline $end
$var wire 1 ! validout $end
$var wire 32 " dataout [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ datain [31:0] $end
$var reg 1 % out_allow $end
$var reg 1 & rst_n $end
$var reg 1 ' validin $end
$scope module u_stallable_pipeline $end
$var wire 1 # clk $end
$var wire 32 ( datain [31:0] $end
$var wire 32 ) dataout [31:0] $end
$var wire 1 % out_allow $end
$var wire 1 * pipe1_allowin $end
$var wire 1 + pipe1_ready_go $end
$var wire 1 , pipe1_to_pipe2_vaild $end
$var wire 1 - pipe2_allowin $end
$var wire 1 . pipe2_ready_go $end
$var wire 1 / pipe2_to_pipe3_vaild $end
$var wire 1 0 pipe3_allowin $end
$var wire 1 1 pipe3_ready_go $end
$var wire 1 & rst_n $end
$var wire 1 ' validin $end
$var wire 1 ! validout $end
$var reg 32 2 pipe1_data [31:0] $end
$var reg 1 3 pipe1_valid $end
$var reg 32 4 pipe2_data [31:0] $end
$var reg 1 5 pipe2_valid $end
$var reg 32 6 pipe3_data [31:0] $end
$var reg 1 7 pipe3_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
bx 6
x5
bx 4
x3
bx 2
11
x0
x/
1.
x-
x,
1+
x*
bx )
b10000 (
0'
0&
0%
b10000 $
0#
bx "
x!
$end
#5000
1*
0,
1-
0/
10
0!
03
05
07
1#
#10000
0#
#15000
1#
#20000
0#
1&
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
1'
#65000
1,
b10000 2
13
1#
#70000
0#
#75000
1/
b10000 4
15
1#
#80000
0#
#85000
0*
0-
00
1!
b10000 "
b10000 )
b10000 6
17
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
1*
1-
10
0#
1%
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
