// Seed: 3156306044
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5,
    input wire id_6
);
  reg id_8;
  initial begin : LABEL_0
    id_8 <= -1 == id_3;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5
    , id_7
);
  generate
    if (1 & -1 & 1) begin : LABEL_0
      logic id_8;
      ;
    end else begin : LABEL_1
      logic [7:0]
          id_9,
          id_10,
          id_11,
          id_12,
          id_13,
          id_14,
          id_15,
          id_16,
          id_17,
          id_18,
          id_19,
          id_20,
          id_21,
          id_22,
          id_23,
          id_24,
          id_25,
          id_26,
          id_27,
          id_28,
          id_29,
          id_30,
          id_31,
          id_32,
          id_33,
          id_34,
          id_35,
          id_36,
          id_37,
          id_38,
          id_39,
          id_40,
          id_41;
      assign  id_20  [  -1  ]  =  id_20  ?  -1  %  1  ==  id_18  :  id_7  ?  1 'h0 ==  id_30  :  {  !  id_22  {  -1  }  }  ?  id_38  :  id_17  ;
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
