//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        nf_10g_interface_regs_defines.txt
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by
// Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

#define SUME NF_10G_INTERFACE ID OFFSET 0x0
#define SUME NF_10G_INTERFACE ID DEFAULT 0x00001F10
#define SUME NF_10G_INTERFACE ID WIDTH 32
#define SUME NF_10G_INTERFACE VERSION OFFSET 0x4
#define SUME NF_10G_INTERFACE VERSION DEFAULT 0x1
#define SUME NF_10G_INTERFACE VERSION WIDTH 32
#define SUME NF_10G_INTERFACE RESET OFFSET 0x8
#define SUME NF_10G_INTERFACE RESET DEFAULT 0x0
#define SUME NF_10G_INTERFACE RESET WIDTH 16
#define SUME NF_10G_INTERFACE FLIP OFFSET 0xC
#define SUME NF_10G_INTERFACE FLIP DEFAULT 0x0
#define SUME NF_10G_INTERFACE FLIP WIDTH 32
#define SUME NF_10G_INTERFACE DEBUG OFFSET 0x10
#define SUME NF_10G_INTERFACE DEBUG DEFAULT 0x0
#define SUME NF_10G_INTERFACE DEBUG WIDTH 32
#define SUME NF_10G_INTERFACE INTERFACEID OFFSET 0x14
#define SUME NF_10G_INTERFACE INTERFACEID DEFAULT 0x0
#define SUME NF_10G_INTERFACE INTERFACEID WIDTH 32
#define SUME NF_10G_INTERFACE PKTIN OFFSET 0x18
#define SUME NF_10G_INTERFACE PKTIN DEFAULT 0x0
#define SUME NF_10G_INTERFACE PKTIN WIDTH 32
#define SUME NF_10G_INTERFACE PKTOUT OFFSET 0x1C
#define SUME NF_10G_INTERFACE PKTOUT DEFAULT 0x0
#define SUME NF_10G_INTERFACE PKTOUT WIDTH 32
#define SUME NF_10G_INTERFACE MACSTATUSVECTOR OFFSET 0x20
#define SUME NF_10G_INTERFACE MACSTATUSVECTOR DEFAULT 0x0
#define SUME NF_10G_INTERFACE MACSTATUSVECTOR WIDTH 2
#define SUME NF_10G_INTERFACE PCSPMASTATUS OFFSET 0x24
#define SUME NF_10G_INTERFACE PCSPMASTATUS DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUS WIDTH 8
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR0 OFFSET 0x28
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR0 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR0 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR1 OFFSET 0x2C
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR1 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR1 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR2 OFFSET 0x30
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR2 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR2 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR3 OFFSET 0x34
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR3 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR3 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR4 OFFSET 0x38
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR4 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR4 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR5 OFFSET 0x3C
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR5 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR5 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR6 OFFSET 0x40
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR6 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR6 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR7 OFFSET 0x44
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR7 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR7 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR8 OFFSET 0x48
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR8 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR8 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR9 OFFSET 0x4C
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR9 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR9 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR10 OFFSET 0x50
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR10 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR10 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR11 OFFSET 0x54
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR11 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR11 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR12 OFFSET 0x58
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR12 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR12 WIDTH 32
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR13 OFFSET 0x5C
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR13 DEFAULT 0x0
#define SUME NF_10G_INTERFACE PCSPMASTATUSVECTOR13 WIDTH 32
