Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 16:59:36 2020
| Host         : DESKTOP-DQL28P8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SerialDataProcessor_timing_summary_routed.rpt -pb SerialDataProcessor_timing_summary_routed.pb -rpx SerialDataProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : SerialDataProcessor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: raw (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resetn (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bsc/z_reg__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_bus_level_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_bus_level_reg_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_bus_level_reg_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.151        0.000                      0                   21        0.188        0.000                      0                   21        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.151        0.000                      0                   12        0.188        0.000                      0                   12        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.406        0.000                      0                    9        0.589        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.704ns (24.985%)  route 2.114ns (75.015%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.973     6.756    bsc/counter_reg[7]_2
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.880 r  bsc/debug1_i_2/O
                         net (fo=9, routed)           1.141     8.021    sync
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.145 r  debug0_i_1/O
                         net (fo=1, routed)           0.000     8.145    debug0_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  debug0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    clock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  debug0_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.029    15.296    debug0_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/z_reg__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.704ns (26.263%)  route 1.977ns (73.737%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.973     6.756    bsc/counter_reg[7]_2
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.880 f  bsc/debug1_i_2/O
                         net (fo=9, routed)           1.004     7.884    bsc/sync
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  bsc/z__0_i_1/O
                         net (fo=1, routed)           0.000     8.008    bsc/z0
    SLICE_X2Y55          FDCE                                         r  bsc/z_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y55          FDCE                                         r  bsc/z_reg__0/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.079    15.346    bsc/z_reg__0
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.704ns (27.132%)  route 1.891ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.973     6.756    bsc/counter_reg[7]_2
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.880 r  bsc/debug1_i_2/O
                         net (fo=9, routed)           0.918     7.798    bsc/sync
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.922 r  bsc/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.922    bsc/p_0_in[4]
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDCE (Setup_fdce_C_D)        0.029    15.296    bsc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.704ns (27.153%)  route 1.889ns (72.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.973     6.756    bsc/counter_reg[7]_2
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.880 f  bsc/debug1_i_2/O
                         net (fo=9, routed)           0.916     7.796    bsc/sync
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  bsc/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.920    bsc/p_0_in[5]
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDCE (Setup_fdce_C_D)        0.031    15.298    bsc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 bsc/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.897ns (37.107%)  route 1.520ns (62.893%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  bsc/counter_reg[0]/Q
                         net (fo=5, routed)           1.034     6.840    bsc/sel0[0]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.295     7.135 r  bsc/counter[7]_i_3/O
                         net (fo=5, routed)           0.486     7.621    bsc/counter[7]_i_3_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.745 r  bsc/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.745    bsc/p_0_in[7]
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y55          FDPE (Setup_fdpe_C_D)        0.077    15.344    bsc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 bsc/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.766ns (31.688%)  route 1.651ns (68.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  bsc/counter_reg[7]/Q
                         net (fo=5, routed)           0.840     6.686    bsc/sel0[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.124     6.810 r  bsc/counter[3]_i_2/O
                         net (fo=1, routed)           0.811     7.621    bsc/counter[3]_i_2_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  bsc/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.745    bsc/p_0_in[3]
    SLICE_X2Y54          FDPE                                         r  bsc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y54          FDPE                                         r  bsc/counter_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y54          FDPE (Setup_fdpe_C_D)        0.081    15.348    bsc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 bsc/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.153%)  route 1.517ns (62.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  bsc/counter_reg[0]/Q
                         net (fo=5, routed)           1.034     6.840    bsc/sel0[0]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.295     7.135 r  bsc/counter[7]_i_3/O
                         net (fo=5, routed)           0.483     7.618    bsc/counter[7]_i_3_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I1_O)        0.124     7.742 r  bsc/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.742    bsc/p_0_in[6]
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y55          FDPE (Setup_fdpe_C_D)        0.081    15.348    bsc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.730ns (31.455%)  route 1.591ns (68.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.973     6.756    bsc/counter_reg[7]_2
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.880 r  bsc/debug1_i_2/O
                         net (fo=9, routed)           0.618     7.498    bsc/sync
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.150     7.648 r  bsc/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.648    bsc/p_0_in[2]
    SLICE_X2Y54          FDCE                                         r  bsc/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y54          FDCE                                         r  bsc/counter_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.092    15.359    bsc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.608ns (31.720%)  route 1.309ns (68.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.973     6.756    bsc/counter_reg[7]_2
    SLICE_X2Y53          LUT5 (Prop_lut5_I3_O)        0.152     6.908 r  bsc/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.336     7.244    bsc/p_0_in[0]
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)       -0.240    15.027    bsc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bus_level_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.945%)  route 1.034ns (64.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    current_bus_level_reg_C_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.124     6.413 r  current_bus_level_C_i_1/O
                         net (fo=2, routed)           0.528     6.941    current_bus_level_C_i_1_n_0
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
                         clock pessimism              0.278    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y53          FDPE (Setup_fdpe_C_CE)      -0.205    15.065    current_bus_level_reg_P
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  8.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bsc/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/z_reg__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.157%)  route 0.139ns (42.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  bsc/counter_reg[4]/Q
                         net (fo=6, routed)           0.139     1.804    bsc/sel0[4]
    SLICE_X2Y55          LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  bsc/z__0_i_1/O
                         net (fo=1, routed)           0.000     1.849    bsc/z0
    SLICE_X2Y55          FDCE                                         r  bsc/z_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y55          FDCE                                         r  bsc/z_reg__0/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.121     1.660    bsc/z_reg__0
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bsc/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  bsc/counter_reg[0]/Q
                         net (fo=5, routed)           0.089     1.760    bsc/sel0[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.098     1.858 r  bsc/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    bsc/p_0_in[1]
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.120     1.643    bsc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bsc/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.486%)  route 0.163ns (43.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  bsc/counter_reg[1]/Q
                         net (fo=4, routed)           0.163     1.851    bsc/sel0[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.048     1.899 r  bsc/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    bsc/p_0_in[2]
    SLICE_X2Y54          FDCE                                         r  bsc/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y54          FDCE                                         r  bsc/counter_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.133     1.672    bsc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bsc/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.539%)  route 0.167ns (44.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  bsc/counter_reg[1]/Q
                         net (fo=4, routed)           0.167     1.855    bsc/sel0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  bsc/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    bsc/p_0_in[3]
    SLICE_X2Y54          FDPE                                         r  bsc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y54          FDPE                                         r  bsc/counter_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y54          FDPE (Hold_fdpe_C_D)         0.121     1.660    bsc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bsc/counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.644%)  route 0.141ns (40.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDPE (Prop_fdpe_C_Q)         0.164     1.687 r  bsc/counter_reg[6]/Q
                         net (fo=6, routed)           0.141     1.829    bsc/sel0[6]
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  bsc/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    bsc/p_0_in[4]
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.091     1.630    bsc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 bsc/counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.796%)  route 0.172ns (45.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDPE (Prop_fdpe_C_Q)         0.164     1.687 r  bsc/counter_reg[6]/Q
                         net (fo=6, routed)           0.172     1.860    bsc/sel0[6]
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.905 r  bsc/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.905    bsc/p_0_in[5]
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.092     1.631    bsc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 bsc/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.319%)  route 0.224ns (54.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  bsc/counter_reg[4]/Q
                         net (fo=6, routed)           0.224     1.889    bsc/sel0[4]
    SLICE_X2Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.934 r  bsc/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    bsc/p_0_in[6]
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDPE (Hold_fdpe_C_D)         0.121     1.660    bsc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bsc/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.209%)  route 0.225ns (54.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  bsc/counter_reg[4]/Q
                         net (fo=6, routed)           0.225     1.890    bsc/sel0[4]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.045     1.935 r  bsc/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.935    bsc/p_0_in[7]
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDPE (Hold_fdpe_C_D)         0.120     1.659    bsc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debug0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  debug0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debug0_reg/Q
                         net (fo=2, routed)           0.185     1.849    LED_0_OBUF
    SLICE_X0Y55          LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  debug0_i_1/O
                         net (fo=1, routed)           0.000     1.894    debug0_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  debug0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    clock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  debug0_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.091     1.614    debug0_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bus_level_reg_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.252%)  route 0.276ns (59.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    current_bus_level_reg_P_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.045     1.807 r  current_bus_level_C_i_1/O
                         net (fo=2, routed)           0.178     1.985    current_bus_level_C_i_1_n_0
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y53          FDCE (Hold_fdce_C_CE)       -0.039     1.497    current_bus_level_reg_C
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53     bsc/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53     bsc/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     bsc/counter_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     bsc/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y55     bsc/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y55     bsc/counter_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     bsc/counter_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     bsc/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     bsc/z_reg__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     bsc/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     bsc/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     bsc/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     bsc/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     bsc/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     bsc/counter_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     bsc/counter_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     bsc/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     bsc/z_reg__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     current_bus_level_reg_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     bsc/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     bsc/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     bsc/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     bsc/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     bsc/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     bsc/counter_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     bsc/counter_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     bsc/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     bsc/z_reg__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     current_bus_level_reg_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.606ns (31.450%)  route 1.321ns (68.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.816     7.255    bsc/counter[7]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  bsc/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDCE (Recov_fdce_C_CLR)     -0.607    14.660    bsc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.606ns (31.450%)  route 1.321ns (68.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.816     7.255    bsc/counter[7]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  bsc/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDCE (Recov_fdce_C_CLR)     -0.607    14.660    bsc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.606ns (34.301%)  route 1.161ns (65.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.655     7.094    bsc/counter[7]_i_2_n_0
    SLICE_X2Y54          FDPE                                         f  bsc/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y54          FDPE                                         r  bsc/counter_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.563    14.704    bsc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.606ns (34.301%)  route 1.161ns (65.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.655     7.094    bsc/counter[7]_i_2_n_0
    SLICE_X2Y54          FDCE                                         f  bsc/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y54          FDCE                                         r  bsc/counter_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y54          FDCE (Recov_fdce_C_CLR)     -0.521    14.746    bsc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.606ns (37.192%)  route 1.023ns (62.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.518     6.957    bsc/counter[7]_i_2_n_0
    SLICE_X2Y55          FDPE                                         f  bsc/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y55          FDPE (Recov_fdpe_C_PRE)     -0.563    14.704    bsc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.606ns (37.192%)  route 1.023ns (62.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.518     6.957    bsc/counter[7]_i_2_n_0
    SLICE_X2Y55          FDPE                                         f  bsc/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y55          FDPE (Recov_fdpe_C_PRE)     -0.563    14.704    bsc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.606ns (37.216%)  route 1.022ns (62.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.517     6.956    bsc/counter[7]_i_2_n_0
    SLICE_X2Y53          FDCE                                         f  bsc/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.563    14.704    bsc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/z_reg__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.606ns (37.192%)  route 1.023ns (62.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.518     6.957    bsc/counter[7]_i_2_n_0
    SLICE_X2Y55          FDCE                                         f  bsc/z_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y55          FDCE                                         r  bsc/z_reg__0/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y55          FDCE (Recov_fdce_C_CLR)     -0.521    14.746    bsc/z_reg__0
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.606ns (37.216%)  route 1.022ns (62.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  current_bus_level_reg_C/Q
                         net (fo=5, routed)           0.505     6.289    bsc/counter_reg[7]_2
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.150     6.439 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.517     6.956    bsc/counter[7]_i_2_n_0
    SLICE_X2Y53          FDCE                                         f  bsc/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.605    15.028    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.521    14.746    bsc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.189ns (39.720%)  route 0.287ns (60.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.189     1.999    bsc/counter[7]_i_2_n_0
    SLICE_X2Y53          FDCE                                         f  bsc/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.129     1.410    bsc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.189ns (39.720%)  route 0.287ns (60.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.189     1.999    bsc/counter[7]_i_2_n_0
    SLICE_X2Y53          FDCE                                         f  bsc/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y53          FDCE                                         r  bsc/counter_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.129     1.410    bsc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/z_reg__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.189ns (39.716%)  route 0.287ns (60.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.189     1.999    bsc/counter[7]_i_2_n_0
    SLICE_X2Y55          FDCE                                         f  bsc/z_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y55          FDCE                                         r  bsc/z_reg__0/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDCE (Remov_fdce_C_CLR)     -0.129     1.410    bsc/z_reg__0
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.189ns (39.716%)  route 0.287ns (60.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.189     1.999    bsc/counter[7]_i_2_n_0
    SLICE_X2Y55          FDPE                                         f  bsc/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.133     1.406    bsc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.189ns (39.716%)  route 0.287ns (60.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.189     1.999    bsc/counter[7]_i_2_n_0
    SLICE_X2Y55          FDPE                                         f  bsc/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y55          FDPE                                         r  bsc/counter_reg[7]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.133     1.406    bsc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.189ns (35.711%)  route 0.340ns (64.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.242     2.053    bsc/counter[7]_i_2_n_0
    SLICE_X2Y54          FDCE                                         f  bsc/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y54          FDCE                                         r  bsc/counter_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.129     1.410    bsc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.189ns (35.711%)  route 0.340ns (64.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.242     2.053    bsc/counter[7]_i_2_n_0
    SLICE_X2Y54          FDPE                                         f  bsc/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X2Y54          FDPE                                         r  bsc/counter_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.133     1.406    bsc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.849%)  route 0.386ns (67.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.289     2.099    bsc/counter[7]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  bsc/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y55          FDCE (Remov_fdce_C_CLR)     -0.154     1.385    bsc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bsc/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.849%)  route 0.386ns (67.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.604     1.523    clock_IBUF_BUFG
    SLICE_X0Y53          FDPE                                         r  current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  current_bus_level_reg_P/Q
                         net (fo=5, routed)           0.098     1.762    bsc/counter_reg[7]_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.810 f  bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.289     2.099    bsc/counter[7]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  bsc/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     2.042    bsc/CLK
    SLICE_X1Y55          FDCE                                         r  bsc/counter_reg[5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y55          FDCE (Remov_fdce_C_CLR)     -0.154     1.385    bsc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.713    





