<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>
defines: 
time_elapsed: 1.644s
ram usage: 40704 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpu0yduy0r/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v:24</a>: No timescale set for &#34;test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v:36</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v:36</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v:24</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v:36</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpu0yduy0r/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpu0yduy0r/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpu0yduy0r/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>, line:36, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:44
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:45
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:45
           |vpiName:clk
           |vpiFullName:work@main.clk
         |vpiRhs:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_for_stmt: , line:46
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:46
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (x), line:46
             |vpiName:x
             |vpiFullName:work@main.x
           |vpiOperand:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:24
             |STRING:module test (clk,c,a,b);

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:46
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@main.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:46
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (x), line:46
             |vpiName:x
         |vpiStmt:
         \_begin: , line:46
           |vpiFullName:work@main
           |vpiStmt:
           \_assignment: , line:47
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (a), line:47
               |vpiName:a
               |vpiFullName:work@main.a
             |vpiRhs:
             \_bit_select: (x), line:47
               |vpiName:x
               |vpiFullName:work@main.x
               |vpiIndex:
               \_constant: , line:47
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_assignment: , line:48
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (b), line:48
               |vpiName:b
               |vpiFullName:work@main.b
             |vpiRhs:
             \_bit_select: (x), line:48
               |vpiName:x
               |vpiFullName:work@main.x
               |vpiIndex:
               \_constant: , line:48
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_delay_control: , line:49
             |#1
             |vpiStmt:
             \_assignment: , line:49
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:49
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:49
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:50
             |#1
             |vpiStmt:
             \_assignment: , line:50
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:50
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:50
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_if_stmt: , line:51
             |vpiCondition:
             \_operation: , line:51
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (c), line:51
                 |vpiName:c
                 |vpiFullName:work@main.c
               |vpiOperand:
               \_part_select: , line:51, parent:x
                 |vpiConstantSelect:1
                 |vpiParent:
                 \_ref_obj: (x)
                 |vpiLeftRange:
                 \_constant: , line:51
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
                 |vpiRightRange:
                 \_constant: , line:51
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
             |vpiStmt:
             \_begin: , line:51
               |vpiFullName:work@main
               |vpiStmt:
               \_sys_func_call: ($display), line:52
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:52
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED == x=%0d (ab=%b%b), c=%b&#34;
                   |vpiSize:33
                   |STRING:&#34;FAILED == x=%0d (ab=%b%b), c=%b&#34;
                 |vpiArgument:
                 \_ref_obj: (x), line:52
                   |vpiName:x
                 |vpiArgument:
                 \_ref_obj: (a), line:52
                   |vpiName:a
                 |vpiArgument:
                 \_ref_obj: (b), line:52
                   |vpiName:b
                 |vpiArgument:
                 \_ref_obj: (c), line:52
                   |vpiName:c
               |vpiStmt:
               \_sys_func_call: ($finish), line:53
                 |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:57
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:57
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (a), line:38
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:38
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:38
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:39
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (x), line:42
     |vpiName:x
     |vpiFullName:work@main.x
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>, line:24, parent:work@main
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_always: , line:31
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:31
       |vpiCondition:
       \_operation: , line:31
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:31
           |vpiName:clk
           |vpiFullName:work@test.clk
       |vpiStmt:
       \_assignment: , line:32
         |vpiLhs:
         \_ref_obj: (c), line:32
           |vpiName:c
           |vpiFullName:work@test.c
         |vpiRhs:
         \_operation: , line:32
           |vpiOpType:29
           |vpiOperand:
           \_operation: , line:32
             |vpiOpType:22
             |vpiOperand:
             \_ref_obj: (a), line:32
               |vpiName:a
               |vpiFullName:work@test.a
             |vpiOperand:
             \_constant: , line:32
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_ref_obj: (b), line:32
             |vpiName:b
             |vpiFullName:work@test.b
   |vpiPort:
   \_port: (clk), line:24
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:24
         |vpiName:clk
         |vpiFullName:work@test.clk
   |vpiPort:
   \_port: (c), line:24
     |vpiName:c
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:28
         |vpiName:c
         |vpiFullName:work@test.c
         |vpiNetType:48
   |vpiPort:
   \_port: (a), line:24
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:24
         |vpiName:a
         |vpiFullName:work@test.a
   |vpiPort:
   \_port: (b), line:24
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:24
         |vpiName:b
         |vpiFullName:work@test.b
   |vpiNet:
   \_logic_net: (c), line:28
   |vpiNet:
   \_logic_net: (clk), line:24
   |vpiNet:
   \_logic_net: (a), line:24
   |vpiNet:
   \_logic_net: (b), line:24
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>, line:36
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@test (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>, line:40, parent:work@main
     |vpiDefName:work@test
     |vpiName:dut
     |vpiFullName:work@main.dut
     |vpiPort:
     \_port: (clk), line:24, parent:dut
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:40
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:38, parent:work@main
           |vpiName:clk
           |vpiFullName:work@main.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:24, parent:dut
           |vpiName:clk
           |vpiFullName:work@main.dut.clk
     |vpiPort:
     \_port: (c), line:24, parent:dut
       |vpiName:c
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (c), line:40
         |vpiName:c
         |vpiActual:
         \_logic_net: (c), line:39, parent:work@main
           |vpiName:c
           |vpiFullName:work@main.c
           |vpiNetType:1
           |vpiRange:
           \_range: , line:39
             |vpiLeftRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (c), line:28, parent:dut
           |vpiName:c
           |vpiFullName:work@main.dut.c
           |vpiNetType:48
           |vpiRange:
           \_range: , line:28
             |vpiLeftRange:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (a), line:24, parent:dut
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:40
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:38, parent:work@main
           |vpiName:a
           |vpiFullName:work@main.a
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:24, parent:dut
           |vpiName:a
           |vpiFullName:work@main.dut.a
     |vpiPort:
     \_port: (b), line:24, parent:dut
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:40
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:38, parent:work@main
           |vpiName:b
           |vpiFullName:work@main.b
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:24, parent:dut
           |vpiName:b
           |vpiFullName:work@main.dut.b
     |vpiNet:
     \_logic_net: (c), line:28, parent:dut
     |vpiNet:
     \_logic_net: (clk), line:24, parent:dut
     |vpiNet:
     \_logic_net: (a), line:24, parent:dut
     |vpiNet:
     \_logic_net: (b), line:24, parent:dut
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/shiftl.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shiftl.v</a>, line:36
   |vpiNet:
   \_logic_net: (a), line:38, parent:work@main
   |vpiNet:
   \_logic_net: (b), line:38, parent:work@main
   |vpiNet:
   \_logic_net: (clk), line:38, parent:work@main
   |vpiNet:
   \_logic_net: (c), line:39, parent:work@main
   |vpiNet:
   \_logic_net: (x), line:42, parent:work@main
     |vpiName:x
     |vpiFullName:work@main.x
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \dut of type 32
Object: \clk of type 44
Object: \c of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 44
Object: \b of type 44
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \a of type 36
Object: \b of type 36
Object: \clk of type 36
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object: \__BAD_SYMBOL__ of type 3007
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>