###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       473962   # Number of WRITE/WRITEP commands
num_reads_done                 =      1344206   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1078776   # Number of read row buffer hits
num_read_cmds                  =      1344191   # Number of READ/READP commands
num_writes_done                =       474008   # Number of read requests issued
num_write_row_hits             =       387941   # Number of write row buffer hits
num_act_cmds                   =       355155   # Number of ACT commands
num_pre_cmds                   =       355126   # Number of PRE commands
num_ondemand_pres              =       328835   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9584400   # Cyles of rank active rank.0
rank_active_cycles.1           =      9434586   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       415600   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       565414   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1757864   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22964   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3589   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3192   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3559   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2898   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1049   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          939   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          742   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          685   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20774   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           86   # Write cmd latency (cycles)
write_latency[20-39]           =          763   # Write cmd latency (cycles)
write_latency[40-59]           =          941   # Write cmd latency (cycles)
write_latency[60-79]           =         1615   # Write cmd latency (cycles)
write_latency[80-99]           =         2197   # Write cmd latency (cycles)
write_latency[100-119]         =         2884   # Write cmd latency (cycles)
write_latency[120-139]         =         3812   # Write cmd latency (cycles)
write_latency[140-159]         =         4674   # Write cmd latency (cycles)
write_latency[160-179]         =         5757   # Write cmd latency (cycles)
write_latency[180-199]         =         6976   # Write cmd latency (cycles)
write_latency[200-]            =       444257   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       262586   # Read request latency (cycles)
read_latency[40-59]            =       119422   # Read request latency (cycles)
read_latency[60-79]            =       118705   # Read request latency (cycles)
read_latency[80-99]            =        77491   # Read request latency (cycles)
read_latency[100-119]          =        65181   # Read request latency (cycles)
read_latency[120-139]          =        57342   # Read request latency (cycles)
read_latency[140-159]          =        48190   # Read request latency (cycles)
read_latency[160-179]          =        41985   # Read request latency (cycles)
read_latency[180-199]          =        37162   # Read request latency (cycles)
read_latency[200-]             =       516126   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.36602e+09   # Write energy
read_energy                    =  5.41978e+09   # Read energy
act_energy                     =  9.71704e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.99488e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.71399e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98067e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88718e+09   # Active standby energy rank.1
average_read_latency           =      279.795   # Average read request latency (cycles)
average_interarrival           =      5.49966   # Average request interarrival latency (cycles)
total_energy                   =  2.18009e+10   # Total energy (pJ)
average_power                  =      2180.09   # Average power (mW)
average_bandwidth              =      15.5154   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       490014   # Number of WRITE/WRITEP commands
num_reads_done                 =      1356254   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1096164   # Number of read row buffer hits
num_read_cmds                  =      1356246   # Number of READ/READP commands
num_writes_done                =       490046   # Number of read requests issued
num_write_row_hits             =       401392   # Number of write row buffer hits
num_act_cmds                   =       352290   # Number of ACT commands
num_pre_cmds                   =       352261   # Number of PRE commands
num_ondemand_pres              =       325403   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502555   # Cyles of rank active rank.0
rank_active_cycles.1           =      9500968   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497445   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       499032   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1786249   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22690   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3608   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3142   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3717   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2747   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1091   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          916   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          705   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          726   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20733   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           99   # Write cmd latency (cycles)
write_latency[20-39]           =          851   # Write cmd latency (cycles)
write_latency[40-59]           =         1087   # Write cmd latency (cycles)
write_latency[60-79]           =         1760   # Write cmd latency (cycles)
write_latency[80-99]           =         2470   # Write cmd latency (cycles)
write_latency[100-119]         =         3157   # Write cmd latency (cycles)
write_latency[120-139]         =         4065   # Write cmd latency (cycles)
write_latency[140-159]         =         5071   # Write cmd latency (cycles)
write_latency[160-179]         =         6133   # Write cmd latency (cycles)
write_latency[180-199]         =         7472   # Write cmd latency (cycles)
write_latency[200-]            =       457849   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       255027   # Read request latency (cycles)
read_latency[40-59]            =       120094   # Read request latency (cycles)
read_latency[60-79]            =       118174   # Read request latency (cycles)
read_latency[80-99]            =        78513   # Read request latency (cycles)
read_latency[100-119]          =        66114   # Read request latency (cycles)
read_latency[120-139]          =        57678   # Read request latency (cycles)
read_latency[140-159]          =        48382   # Read request latency (cycles)
read_latency[160-179]          =        42135   # Read request latency (cycles)
read_latency[180-199]          =        37449   # Read request latency (cycles)
read_latency[200-]             =       532681   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44615e+09   # Write energy
read_energy                    =  5.46838e+09   # Read energy
act_energy                     =  9.63865e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38774e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39535e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92959e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9286e+09   # Active standby energy rank.1
average_read_latency           =      279.543   # Average read request latency (cycles)
average_interarrival           =      5.41605   # Average request interarrival latency (cycles)
total_energy                   =  2.19196e+10   # Total energy (pJ)
average_power                  =      2191.96   # Average power (mW)
average_bandwidth              =      15.7551   # Average bandwidth
