Log of make -f AWSteria_Makefile.mk test 
Thu May  7 20:13:23 2020

make  C_TEST=test_dram_dma_hwsw_cosim  AXI_MEMORY_MODEL=1  clean
make[1]: Entering directory '/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts'
VIVADO_TOOL_VERSION = v2019.1
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf .Xil
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf xsim.dir
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf *.log
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf *.jou
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf *.pb
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf *.dat
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && rm -rf *.wdb
make[1]: Leaving directory '/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts'
make  C_TEST=test_dram_dma_hwsw_cosim  AXI_MEMORY_MODEL=1 
make[1]: Entering directory '/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts'
VIVADO_TOOL_VERSION = v2019.1
mkdir -p /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado
mkdir -p /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && xsc /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/software/runtime/test_dram_dma_hwsw_cosim.c  /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/software/runtime/Memhex32_read.c  /home/nikhil/git_clones/AWS/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/software/src/fpga_pci_sv.c /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/software/runtime/test_dram_dma_common.c --additional_option "-I/home/nikhil/git_clones/AWS/aws-fpga/sdk/userspace/include" --additional_option "-I/home/nikhil/git_clones/AWS/aws-fpga/sdk/userspace/utils" --additional_option "-I/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/software/include" --additional_option "-I/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/software/src" --additional_option "-I/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/software/runtime"  --additional_option "-DVIVADO_SIM" --additional_option "-DSV_TEST" --additional_option "-DDMA_TEST"
Multi-threading is on. Using 10 slave threads.
Running compilation flow
Done compilation
Running command : /tools/Xilinx/Vivado/2019.1/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/Memhex32_read.lnx64.o" "xsim.dir/work/xsc/test_dram_dma_common.lnx64.o" "xsim.dir/work/xsc/test_dram_dma_hwsw_cosim.lnx64.o" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/nikhil/git_clones/AWS/aws-fpga/sdk/userspace/include -I/home/nikhil/git_clones/AWS/aws-fpga/sdk/userspace/utils -I/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/software/include -I/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/software/src -I/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/software/runtime -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/tools/Xilinx/Vivado/2019.1/lib/lnx64.o -lrdi_simulator_kernel  -lrdi_xsim_systemc  -B/tools/Xilinx/Vivado/2019.1/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/../../binutils-2.26/bin/  > /dev/null 2>&1
Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && xvlog --sv -m64 --define DMA_TEST --define AXI_MEMORY_MODEL --define NO_DDR --define ECC_DIRECT_EN=0 --define RND_ECC_EN=0 --define RND_ECC_WEIGHT= --define ECC_ADDR_HI=0 --define ECC_ADDR_LO=0 --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --work xil_defaultlib --relax -f /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts/top.vivado.f
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vivado/2019.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_fi_xor
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_buf
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:938]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:939]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:940]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:342]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1537]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1584]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1079]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1118]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1119]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1182]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2458] undeclared symbol ocl_sh_bvalid, assumed default net type wire [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:619]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:239]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:281]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/tests/test_null.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_null
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/cl_dram_dma_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/sim/dest_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dest_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/sim/src_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/sim/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_ndeep_srl
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_addr_arbiter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_addr_decoder
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_arbiter_resp
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_si_transactor
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_wdata_mux
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_wdata_router
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_axi_crossbar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/sim/cl_axi_interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/sim/cl_axi_interconnect_s00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_s00_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/sim/cl_axi_interconnect_s01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_s01_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/sim/cl_axi_interconnect_m00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m00_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/sim/cl_axi_interconnect_m01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m01_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/sim/cl_axi_interconnect_m02_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m02_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/sim/cl_axi_interconnect_m03_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m03_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/sim/cl_axi_interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1QBJ6U2
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_10IMR9A
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_APDUS2
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_JAYOMU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_QICM5G
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_GSTXQ8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_tdm_sample
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_multi_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_middle_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_source_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_dest_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_single_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sync_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sample_cycle_ratio
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_lite_async
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2458] undeclared symbol axl_rql_wr, assumed default net type wire [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv:137]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2458] undeclared symbol vld, assumed default net type wire [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/cl_id_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/cl_dram_dma_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/cl_dram_dma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_dram_dma
INFO: [VRFC 10-2458] undeclared symbol clk_main_0, assumed default net type wire [/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/cl_dram_dma.sv:263]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/BRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/FIFO2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/FIFO20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/FIFOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOL1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/SizedFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SizedFIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAWS_BSV_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAWS_BSV_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAWS_DDR4_Adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAWS_DDR4_Adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAWS_IPI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAWS_IPI_Out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAWS_SoC_Fabric.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAWS_SoC_Fabric
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAWS_SoC_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAWS_SoC_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAXI4_16_64_512_0_Fabric_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAXI4_16_64_512_0_Fabric_2_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkAXI4_Deburster_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkAXI4_Deburster_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkBoot_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkBoot_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkBranch_Predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkBranch_Predictor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkCSR_MIE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkCSR_MIE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkCSR_MIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkCSR_MIP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkCSR_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkCSR_RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkFabric_2x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkFabric_2x3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkFabric_AXI4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkFabric_AXI4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkFBox_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkFBox_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkFBox_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkFBox_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkFPR_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkFPR_RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkFPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkFPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkGPR_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkGPR_RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkIntMul_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkIntMul_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkIntMul_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkIntMul_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkMMU_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkMMU_Cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkNear_Mem_IO_AXI4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNear_Mem_IO_AXI4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkNear_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNear_Mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkOCL_Adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOCL_Adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkPLIC_16_2_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkPLIC_16_2_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkRISCV_MBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRISCV_MBox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkSoC_Map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSoC_Map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkTLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkTLB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/design/mkUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkUART
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi4_slave_bfm.sv" into library library 2
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
INFO: [VRFC 10-2855]       Resolving module 'axi4_slave_bfm'
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi4_slave_bfm.sv:100]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi4_slave_bfm.sv:134]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi4_slave_bfm.sv:135]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi4_slave_bfm.sv:198]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv" into library library 2
INFO: [VRFC 10-311] analyzing module axi_mem_model
INFO: [VRFC 10-2855]       Resolving module 'axi_mem_model'
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && xelab -m64 --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:656]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2530]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2688]
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2530, File /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2688, File /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi4_slave_bfm(ECC_ADDR_HI=0,ECC...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=42,STAGES=8)
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.axi_mem_model(ECC_ADDR_HI=0,ECC_...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.sh_ddr_default
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b011000,p2d...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01010,p2de...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b011,p2dept...
Compiling module xil_defaultlib.FIFO2(width=32'b01011,guarded=32...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b010000,p2d...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b010,p2dept...
Compiling module xil_defaultlib.FIFO2(width=32'b01101101,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01000010011,guar...
Compiling module xil_defaultlib.FIFO2(width=32'b01001000001,guar...
Compiling module xil_defaultlib.FIFO2(width=32'b010010,guarded=3...
Compiling module xil_defaultlib.mkAXI4_16_64_512_0_Fabric_2_4
Compiling module xil_defaultlib.FIFO2(width=32'b0100011,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b0100010,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b0100100,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b010,guarded=32'b...
Compiling module xil_defaultlib.FIFO2(width=32'b0100000,guarded=...
Compiling module xil_defaultlib.mkOCL_Adapter
Compiling module xil_defaultlib.FIFO2(width=32'b01100001,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01000111,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01001001,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b0110,guarded=32'...
Compiling module xil_defaultlib.mkBoot_ROM
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01000,p2de...
Compiling module xil_defaultlib.mkAXI4_Deburster_A
Compiling module xil_defaultlib.mkCSR_MIE
Compiling module xil_defaultlib.mkCSR_MIP
Compiling module xil_defaultlib.FIFO20(guarded=32'b01)
Compiling module xil_defaultlib.mkSoC_Map
Compiling module xil_defaultlib.mkCSR_RegFile
Compiling module xil_defaultlib.FIFO2(width=32'b01,guarded=32'b0...
Compiling module xil_defaultlib.RegFile(addr_width=32'b0101,data...
Compiling module xil_defaultlib.mkFPR_RegFile
Compiling module xil_defaultlib.mkGPR_RegFile
Compiling module xil_defaultlib.FIFO2(width=32'b010000011,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b010000000,guarde...
Compiling module xil_defaultlib.BRAM2(PIPELINED=1'b0,ADDR_WIDTH=...
Compiling module xil_defaultlib.BRAM2(PIPELINED=1'b0,ADDR_WIDTH=...
Compiling module xil_defaultlib.RegFile(addr_width=32'b0100,data...
Compiling module xil_defaultlib.RegFile(addr_width=32'b011,data_...
Compiling module xil_defaultlib.RegFile(addr_width=32'b010,data_...
Compiling module xil_defaultlib.mkTLB(dmem_not_imem=1'b1)
Compiling module xil_defaultlib.mkMMU_Cache(dmem_not_imem=1'b1)
Compiling module xil_defaultlib.mkTLB
Compiling module xil_defaultlib.mkMMU_Cache
Compiling module xil_defaultlib.mkNear_Mem
Compiling module xil_defaultlib.FIFOL1(width=32'b010000011)
Compiling module xil_defaultlib.FIFOL1(width=32'b01000101)
Compiling module xil_defaultlib.FIFOL1(width=32'b0100111111)
Compiling module xil_defaultlib.FIFOL1(width=32'b010010100)
Compiling module xil_defaultlib.FIFOL1(width=32'b011000011)
Compiling module xil_defaultlib.FIFOL1(width=32'b010001011)
Compiling module xil_defaultlib.FIFOL1(width=32'b011000100)
Compiling module xil_defaultlib.FIFOL1(width=32'b01101010)
Compiling module xil_defaultlib.FIFOL1(width=32'b0100000010)
Compiling module xil_defaultlib.FIFOL1(width=32'b010011000)
Compiling module xil_defaultlib.FIFOL1(width=32'b011001100)
Compiling module xil_defaultlib.FIFOL1(width=32'b011011000)
Compiling module xil_defaultlib.FIFOL1(width=32'b011001011)
Compiling module xil_defaultlib.FIFOL1(width=32'b010001101)
Compiling module xil_defaultlib.FIFOL1(width=32'b01000011)
Compiling module xil_defaultlib.FIFOL1(width=32'b010001001)
Compiling module xil_defaultlib.FIFO2(width=32'b011001010,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b01000110,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b011,guarded=32'b...
Compiling module xil_defaultlib.mkFPU
Compiling module xil_defaultlib.mkFBox_Core
Compiling module xil_defaultlib.mkFBox_Top
Compiling module xil_defaultlib.mkRISCV_MBox
Compiling module xil_defaultlib.BRAM2(PIPELINED=1'b0,ADDR_WIDTH=...
Compiling module xil_defaultlib.RegFile(addr_width=32'b01001,dat...
Compiling module xil_defaultlib.mkBranch_Predictor
Compiling module xil_defaultlib.mkCPU
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01100,p2de...
Compiling module xil_defaultlib.FIFO2(width=32'b01010,guarded=32...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b0100,p2dep...
Compiling module xil_defaultlib.mkFabric_2x3
Compiling module xil_defaultlib.mkNear_Mem_IO_AXI4
Compiling module xil_defaultlib.mkPLIC_16_2_7
Compiling module xil_defaultlib.mkCore
Compiling module xil_defaultlib.mkAWS_SoC_Fabric
Compiling module xil_defaultlib.mkAWS_IPI_Out
Compiling module xil_defaultlib.mkAWS_DDR4_Adapter
Compiling module xil_defaultlib.FIFO2(width=32'b01000,guarded=32...
Compiling module xil_defaultlib.mkUART
Compiling module xil_defaultlib.mkAWS_SoC_Top
Compiling module xil_defaultlib.mkAWS_BSV_Top
Compiling module xil_defaultlib.cl_dram_dma
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Built simulation snapshot tb

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c/xsim.dir/tb/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  7 20:13:48 2020...
cd /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/sim/vivado/test_dram_dma_hwsw_cosim_c && xsim -R -log test_dram_dma_hwsw_cosim.log  -tclbatch /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts/waves.tcl tb

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts/waves.tcl} -runall
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run 200 us 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Memory has been allocated, initializing DMA and filling the buffer...
Starting DDR init...
507000: tb.card.fpga.CL.aws_BSV_top.soc_top.boot_rom_axi4_deburster::AXI4_Deburster.rl_reset
507000: tb.card.fpga.CL.aws_BSV_top.soc_top.mem0_controller_axi4_deburster::AXI4_Deburster.rl_reset
507400: AWS_SoC_Top.rl_reset_start_initial ...
507800: Core.rl_cpu_hart0_reset_from_soc_start
================================================================
CPU: Bluespec  RISC-V  Flute  v3.0 (RV64)
Copyright (c) 2016-2020 Bluespec, Inc. All Rights Reserved.
================================================================
1009400: tb.card.fpga.CL.aws_BSV_top.soc_top.boot_rom_axi4_deburster::AXI4_Deburster.rl_reset
1009400: tb.card.fpga.CL.aws_BSV_top.soc_top.mem0_controller_axi4_deburster::AXI4_Deburster.rl_reset
1009800: AWS_SoC_Top.rl_reset_start_initial ...
1010200: Core.rl_cpu_hart0_reset_from_soc_start
================================================================
CPU: Bluespec  RISC-V  Flute  v3.0 (RV64)
Copyright (c) 2016-2020 Bluespec, Inc. All Rights Reserved.
================================================================
1011400: D_MMU_Cache: cache size 8 KB, associativity 2, line size 64 bytes (= 8 XLEN words)
1011400: I_MMU_Cache: cache size 8 KB, associativity 2, line size 64 bytes (= 8 XLEN words)
512: tb.card.fpga.CL.aws_BSV_top.soc_top.core.cpu.rl_reset_complete: restart at PC = 0x1000
1214600: Near_Mem_IO_AXI4.set_addr_map: addr_base 0x2000000 addr_lim 0x200c000
1214600: Core.rl_cpu_hart0_reset_complete
1215000: AWS_DDR4_Adapter.ma_set_addr_map: addr_base 80000000 lim 90000000
1215000: AWS_SoC_Top.rl_reset_complete_initial
Done DDR init...
filling buffer with  random data...
Write buffer contents:
    00000000: 82d67cd8
    00000004: 90e4a2b6
    00000008: d0af28e6
    0000000c: 87783e17
    00000010: c2f08265
    00000014: 205987b9
    00000018: da1915fe
    0000001c: 73fa3ca2
    00000020: 83ec5165
    00000024: bf913a44
    00000028: 4b3ebc35
    0000002c: a29a0dd4
    00000030: 3c496eb3
    00000034: afda7caf
    00000038: 75b17150
    0000003c: 92cf2935
    00000040: d1ea1b43
    00000044: e9d267ba
    00000048: 1aa1e4c2
    0000004c: cd5944f5
    00000050: 1f40140c
    00000054: 1ba7567c
    00000058: 3171d647
    0000005c: 9a6a471f
    00000060: cafd6650
    00000064: 51001e8d
    00000068: 69fcfd45
    0000006c: e9e1b7ca
    00000070: d9b8afe0
    00000074: 494f056b
    00000078: 83265d11
    0000007c: 20d09e9d
Now performing the DMA transactions...
DIMM 0 passed!
DIMM 1 passed!
DIMM 2 passed!
DIMM 3 passed!
test_dram_dma_hwsw_cosim.c: Reading Mem Hex32 file into local buffer: /home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts/Mem.hex
Mem_hex32 file read ok.
    addr_base 0x80000000  addr_lim 0x80001048 (4168 bytes)
test_dram_dma_hwsw_cosim.c: 4KB DMA buffer allocated at 0x7f896c13f000
Downloading to AWS DDR4
test_dram_dma_hwsw_cosim.c: DMA 4096 bytes to addr 0x80000000
test_dram_dma_hwsw_cosim.c: DMA 72 bytes to addr 0x80001000
Reading back 128 bytes to spot-check the download
Checking readback-data of 128 bytes ...
    00000000: 04c0006f
    00000004: 34202f73
    00000008: 00800f93
    0000000c: 03ff0a63
    00000010: 00900f93
    00000014: 03ff0663
    00000018: 00b00f93
    0000001c: 03ff0263
    00000020: 80000f17
    00000024: fe0f0f13
    00000028: 000f0463
    0000002c: 000f0067
    00000030: 34202f73
    00000034: 000f5463
    00000038: 0040006f
    0000003c: 5391e193
    00000040: 00001f17
    00000044: fc3f2023
    00000048: ff9ff06f
    0000004c: f1402573
    00000050: 00051063
    00000054: 00000297
    00000058: 01028293
    0000005c: 30529073
    00000060: 18005073
    00000064: 00000297
    00000068: 02428293
    0000006c: 30529073
    00000070: 0010029b
    00000074: 03529293
    00000078: fff28293
    0000007c: 3b029073
Checking readback-data of 128 bytes: OK
Host_side: set verbosity = 1, logdelay = 0
    Control: verbosity 1, logdelay 0
Host_side: set watch_tohost = 1, tohost_addr = 0x80001000
AWS_DDR4_Adapter.ma_set_watch_tohost: tohost_addr 80001000
Host_side: send 'DDR4 Loaded' message, allowing CPU to access DDR4
AWS_DDR4_Adapater.ma_ddr4_ready; start serving requests.
3921800: AWS_BSV_Top.rl_initialize: DDRs ready, DDRs loaded; start DUT
instret:5  PC:0x80000000  instr:0x4c0006f  priv:3
instret:6  PC:0x8000004c  instr:0xf1402573  priv:3
instret:7  PC:0x80000050  instr:0x51063  priv:3
instret:8  PC:0x80000054  instr:0x297  priv:3
instret:9  PC:0x80000058  instr:0x1028293  priv:3
instret:10  PC:0x8000005c  instr:0x30529073  priv:3
instret:11  PC:0x80000060  instr:0x18005073  priv:3
instret:12  PC:0x80000064  instr:0x297  priv:3
instret:13  PC:0x80000068  instr:0x2428293  priv:3
instret:14  PC:0x8000006c  instr:0x30529073  priv:3
instret:15  PC:0x80000070  instr:0x10029b  priv:3
instret:16  PC:0x80000074  instr:0x3529293  priv:3
instret:17  PC:0x80000078  instr:0xfff28293  priv:3
instret:18  PC:0x8000007c  instr:0x3b029073  priv:3
    mcause:0x2  epc 0x8000007c  tval:0x3b029073  next_pc 0x80000088, new_priv 3 new_mstatus 0xa00003800
instret:18  PC:0x80000088  instr:0x297  priv:3
instret:19  PC:0x8000008c  instr:0x1828293  priv:3
instret:20  PC:0x80000090  instr:0x30529073  priv:3
instret:21  PC:0x80000094  instr:0x30205073  priv:3
instret:22  PC:0x80000098  instr:0x30305073  priv:3
instret:23  PC:0x8000009c  instr:0x30405073  priv:3
instret:24  PC:0x800000a0  instr:0x193  priv:3
instret:25  PC:0x800000a4  instr:0x297  priv:3
instret:26  PC:0x800000a8  instr:0xf6028293  priv:3
instret:27  PC:0x800000ac  instr:0x30529073  priv:3
instret:28  PC:0x800000b0  instr:0x100513  priv:3
instret:29  PC:0x800000b4  instr:0x1f51513  priv:3
instret:30  PC:0x800000b8  instr:0x55863  priv:3
instret:31  PC:0x800000c8  instr:0x80000297  priv:3
instret:32  PC:0x800000cc  instr:0xf3828293  priv:3
instret:33  PC:0x800000d0  instr:0x28e63  priv:3
instret:34  PC:0x800000ec  instr:0x30005073  priv:3
instret:35  PC:0x800000f0  instr:0x297  priv:3
instret:36  PC:0x800000f4  instr:0x1428293  priv:3
instret:37  PC:0x800000f8  instr:0x34129073  priv:3
instret:38  PC:0x800000fc  instr:0xf1402573  priv:3
instret:39  PC:0x80000100  instr:0x30200073  priv:3
    xRET: next_pc:0x80000104  new mstatus:0xa00000080  new priv:0
instret:40  PC:0x80000104  instr:0x93  priv:0
instret:41  PC:0x80000108  instr:0x113  priv:0
instret:42  PC:0x8000010c  instr:0x208f33  priv:0
instret:43  PC:0x80000110  instr:0xe93  priv:0
instret:44  PC:0x80000114  instr:0x200193  priv:0
instret:45  PC:0x80000118  instr:0x4fdf1063  priv:0
instret:46  PC:0x8000011c  instr:0x100093  priv:0
instret:47  PC:0x80000120  instr:0x100113  priv:0
instret:48  PC:0x80000124  instr:0x208f33  priv:0
instret:49  PC:0x80000128  instr:0x200e93  priv:0
instret:50  PC:0x8000012c  instr:0x300193  priv:0
instret:51  PC:0x80000130  instr:0x4ddf1463  priv:0
instret:52  PC:0x80000134  instr:0x300093  priv:0
instret:53  PC:0x80000138  instr:0x700113  priv:0
instret:54  PC:0x8000013c  instr:0x208f33  priv:0
instret:55  PC:0x80000140  instr:0xa00e93  priv:0
instret:56  PC:0x80000144  instr:0x400193  priv:0
instret:57  PC:0x80000148  instr:0x4bdf1863  priv:0
instret:58  PC:0x8000014c  instr:0x93  priv:0
instret:59  PC:0x80000150  instr:0xffff8137  priv:0
instret:60  PC:0x80000154  instr:0x208f33  priv:0
instret:61  PC:0x80000158  instr:0xffff8eb7  priv:0
instret:62  PC:0x8000015c  instr:0x500193  priv:0
instret:63  PC:0x80000160  instr:0x49df1c63  priv:0
instret:64  PC:0x80000164  instr:0x800000b7  priv:0
instret:65  PC:0x80000168  instr:0x113  priv:0
instret:66  PC:0x8000016c  instr:0x208f33  priv:0
instret:67  PC:0x80000170  instr:0x80000eb7  priv:0
instret:68  PC:0x80000174  instr:0x600193  priv:0
instret:69  PC:0x80000178  instr:0x49df1063  priv:0
instret:70  PC:0x8000017c  instr:0x800000b7  priv:0
instret:71  PC:0x80000180  instr:0xffff8137  priv:0
instret:72  PC:0x80000184  instr:0x208f33  priv:0
instret:73  PC:0x80000188  instr:0xffff0eb7  priv:0
instret:74  PC:0x8000018c  instr:0xfffe8e9b  priv:0
instret:75  PC:0x80000190  instr:0xfe9e93  priv:0
instret:76  PC:0x80000194  instr:0x700193  priv:0
instret:77  PC:0x80000198  instr:0x47df1063  priv:0
instret:78  PC:0x8000019c  instr:0x93  priv:0
instret:79  PC:0x800001a0  instr:0x8137  priv:0
instret:80  PC:0x800001a4  instr:0xfff1011b  priv:0
instret:81  PC:0x800001a8  instr:0x208f33  priv:0
instret:82  PC:0x800001ac  instr:0x8eb7  priv:0
instret:83  PC:0x800001b0  instr:0xfffe8e9b  priv:0
instret:84  PC:0x800001b4  instr:0x800193  priv:0
instret:85  PC:0x800001b8  instr:0x45df1063  priv:0
instret:86  PC:0x800001bc  instr:0x800000b7  priv:0
instret:87  PC:0x800001c0  instr:0xfff0809b  priv:0
instret:88  PC:0x800001c4  instr:0x113  priv:0
instret:89  PC:0x800001c8  instr:0x208f33  priv:0
instret:90  PC:0x800001cc  instr:0x80000eb7  priv:0
instret:91  PC:0x800001d0  instr:0xfffe8e9b  priv:0
instret:92  PC:0x800001d4  instr:0x900193  priv:0
instret:93  PC:0x800001d8  instr:0x43df1063  priv:0
instret:94  PC:0x800001dc  instr:0x800000b7  priv:0
instret:95  PC:0x800001e0  instr:0xfff0809b  priv:0
instret:96  PC:0x800001e4  instr:0x8137  priv:0
instret:97  PC:0x800001e8  instr:0xfff1011b  priv:0
instret:98  PC:0x800001ec  instr:0x208f33  priv:0
instret:99  PC:0x800001f0  instr:0x10eb7  priv:0
instret:100  PC:0x800001f4  instr:0x1e8e9b  priv:0
instret:101  PC:0x800001f8  instr:0xfe9e93  priv:0
instret:102  PC:0x800001fc  instr:0xffee8e93  priv:0
instret:103  PC:0x80000200  instr:0xa00193  priv:0
instret:104  PC:0x80000204  instr:0x3fdf1a63  priv:0
instret:105  PC:0x80000208  instr:0x800000b7  priv:0
instret:106  PC:0x8000020c  instr:0x8137  priv:0
instret:107  PC:0x80000210  instr:0xfff1011b  priv:0
instret:108  PC:0x80000214  instr:0x208f33  priv:0
instret:109  PC:0x80000218  instr:0x80008eb7  priv:0
instret:110  PC:0x8000021c  instr:0xfffe8e9b  priv:0
instret:111  PC:0x80000220  instr:0xb00193  priv:0
instret:112  PC:0x80000224  instr:0x3ddf1a63  priv:0
instret:113  PC:0x80000228  instr:0x800000b7  priv:0
instret:114  PC:0x8000022c  instr:0xfff0809b  priv:0
instret:115  PC:0x80000230  instr:0xffff8137  priv:0
instret:116  PC:0x80000234  instr:0x208f33  priv:0
instret:117  PC:0x80000238  instr:0x7fff8eb7  priv:0
instret:118  PC:0x8000023c  instr:0xfffe8e9b  priv:0
instret:119  PC:0x80000240  instr:0xc00193  priv:0
instret:120  PC:0x80000244  instr:0x3bdf1a63  priv:0
instret:121  PC:0x80000248  instr:0x93  priv:0
instret:122  PC:0x8000024c  instr:0xfff00113  priv:0
instret:123  PC:0x80000250  instr:0x208f33  priv:0
instret:124  PC:0x80000254  instr:0xfff00e93  priv:0
instret:125  PC:0x80000258  instr:0xd00193  priv:0
instret:126  PC:0x8000025c  instr:0x39df1e63  priv:0
instret:127  PC:0x80000260  instr:0xfff00093  priv:0
instret:128  PC:0x80000264  instr:0x100113  priv:0
instret:129  PC:0x80000268  instr:0x208f33  priv:0
instret:130  PC:0x8000026c  instr:0xe93  priv:0
instret:131  PC:0x80000270  instr:0xe00193  priv:0
instret:132  PC:0x80000274  instr:0x39df1263  priv:0
instret:133  PC:0x80000278  instr:0xfff00093  priv:0
instret:134  PC:0x8000027c  instr:0xfff00113  priv:0
instret:135  PC:0x80000280  instr:0x208f33  priv:0
instret:136  PC:0x80000284  instr:0xffe00e93  priv:0
instret:137  PC:0x80000288  instr:0xf00193  priv:0
instret:138  PC:0x8000028c  instr:0x37df1663  priv:0
instret:139  PC:0x80000290  instr:0x100093  priv:0
instret:140  PC:0x80000294  instr:0x80000137  priv:0
instret:141  PC:0x80000298  instr:0xfff1011b  priv:0
instret:142  PC:0x8000029c  instr:0x208f33  priv:0
instret:143  PC:0x800002a0  instr:0x100e9b  priv:0
instret:144  PC:0x800002a4  instr:0x1fe9e93  priv:0
instret:145  PC:0x800002a8  instr:0x1000193  priv:0
instret:146  PC:0x800002ac  instr:0x35df1663  priv:0
instret:147  PC:0x800002b0  instr:0xd00093  priv:0
instret:148  PC:0x800002b4  instr:0xb00113  priv:0
instret:149  PC:0x800002b8  instr:0x2080b3  priv:0
instret:150  PC:0x800002bc  instr:0x1800e93  priv:0
instret:151  PC:0x800002c0  instr:0x1100193  priv:0
instret:152  PC:0x800002c4  instr:0x33d09a63  priv:0
instret:153  PC:0x800002c8  instr:0xe00093  priv:0
instret:154  PC:0x800002cc  instr:0xb00113  priv:0
instret:155  PC:0x800002d0  instr:0x208133  priv:0
instret:156  PC:0x800002d4  instr:0x1900e93  priv:0
instret:157  PC:0x800002d8  instr:0x1200193  priv:0
instret:158  PC:0x800002dc  instr:0x31d11e63  priv:0
instret:159  PC:0x800002e0  instr:0xd00093  priv:0
instret:160  PC:0x800002e4  instr:0x1080b3  priv:0
instret:161  PC:0x800002e8  instr:0x1a00e93  priv:0
instret:162  PC:0x800002ec  instr:0x1300193  priv:0
instret:163  PC:0x800002f0  instr:0x31d09463  priv:0
instret:164  PC:0x800002f4  instr:0x213  priv:0
instret:165  PC:0x800002f8  instr:0xd00093  priv:0
instret:166  PC:0x800002fc  instr:0xb00113  priv:0
instret:167  PC:0x80000300  instr:0x208f33  priv:0
instret:168  PC:0x80000304  instr:0xf0313  priv:0
instret:169  PC:0x80000308  instr:0x120213  priv:0
instret:170  PC:0x8000030c  instr:0x200293  priv:0
instret:171  PC:0x80000310  instr:0xfe5214e3  priv:0
instret:172  PC:0x800002f8  instr:0xd00093  priv:0
instret:173  PC:0x800002fc  instr:0xb00113  priv:0
instret:174  PC:0x80000300  instr:0x208f33  priv:0
instret:175  PC:0x80000304  instr:0xf0313  priv:0
instret:176  PC:0x80000308  instr:0x120213  priv:0
instret:177  PC:0x8000030c  instr:0x200293  priv:0
instret:178  PC:0x80000310  instr:0xfe5214e3  priv:0
instret:179  PC:0x80000314  instr:0x1800e93  priv:0
instret:180  PC:0x80000318  instr:0x1400193  priv:0
instret:181  PC:0x8000031c  instr:0x2dd31e63  priv:0
instret:182  PC:0x80000320  instr:0x213  priv:0
instret:183  PC:0x80000324  instr:0xe00093  priv:0
instret:184  PC:0x80000328  instr:0xb00113  priv:0
instret:185  PC:0x8000032c  instr:0x208f33  priv:0
instret:186  PC:0x80000330  instr:0x13  priv:0
instret:187  PC:0x80000334  instr:0xf0313  priv:0
instret:188  PC:0x80000338  instr:0x120213  priv:0
instret:189  PC:0x8000033c  instr:0x200293  priv:0
instret:190  PC:0x80000340  instr:0xfe5212e3  priv:0
instret:191  PC:0x80000324  instr:0xe00093  priv:0
instret:192  PC:0x80000328  instr:0xb00113  priv:0
instret:193  PC:0x8000032c  instr:0x208f33  priv:0
instret:194  PC:0x80000330  instr:0x13  priv:0
instret:195  PC:0x80000334  instr:0xf0313  priv:0
instret:196  PC:0x80000338  instr:0x120213  priv:0
instret:197  PC:0x8000033c  instr:0x200293  priv:0
instret:198  PC:0x80000340  instr:0xfe5212e3  priv:0
instret:199  PC:0x80000344  instr:0x1900e93  priv:0
instret:200  PC:0x80000348  instr:0x1500193  priv:0
instret:201  PC:0x8000034c  instr:0x2bd31663  priv:0
instret:202  PC:0x80000350  instr:0x213  priv:0
instret:203  PC:0x80000354  instr:0xf00093  priv:0
instret:204  PC:0x80000358  instr:0xb00113  priv:0
instret:205  PC:0x8000035c  instr:0x208f33  priv:0
instret:206  PC:0x80000360  instr:0x13  priv:0
instret:207  PC:0x80000364  instr:0x13  priv:0
instret:208  PC:0x80000368  instr:0xf0313  priv:0
instret:209  PC:0x8000036c  instr:0x120213  priv:0
instret:210  PC:0x80000370  instr:0x200293  priv:0
instret:211  PC:0x80000374  instr:0xfe5210e3  priv:0
instret:212  PC:0x80000354  instr:0xf00093  priv:0
instret:213  PC:0x80000358  instr:0xb00113  priv:0
instret:214  PC:0x8000035c  instr:0x208f33  priv:0
instret:215  PC:0x80000360  instr:0x13  priv:0
instret:216  PC:0x80000364  instr:0x13  priv:0
instret:217  PC:0x80000368  instr:0xf0313  priv:0
instret:218  PC:0x8000036c  instr:0x120213  priv:0
instret:219  PC:0x80000370  instr:0x200293  priv:0
instret:220  PC:0x80000374  instr:0xfe5210e3  priv:0
instret:221  PC:0x80000378  instr:0x1a00e93  priv:0
instret:222  PC:0x8000037c  instr:0x1600193  priv:0
instret:223  PC:0x80000380  instr:0x27d31c63  priv:0
instret:224  PC:0x80000384  instr:0x213  priv:0
instret:225  PC:0x80000388  instr:0xd00093  priv:0
instret:226  PC:0x8000038c  instr:0xb00113  priv:0
instret:227  PC:0x80000390  instr:0x208f33  priv:0
instret:228  PC:0x80000394  instr:0x120213  priv:0
instret:229  PC:0x80000398  instr:0x200293  priv:0
instret:230  PC:0x8000039c  instr:0xfe5216e3  priv:0
instret:231  PC:0x80000388  instr:0xd00093  priv:0
instret:232  PC:0x8000038c  instr:0xb00113  priv:0
instret:233  PC:0x80000390  instr:0x208f33  priv:0
instret:234  PC:0x80000394  instr:0x120213  priv:0
instret:235  PC:0x80000398  instr:0x200293  priv:0
instret:236  PC:0x8000039c  instr:0xfe5216e3  priv:0
instret:237  PC:0x800003a0  instr:0x1800e93  priv:0
instret:238  PC:0x800003a4  instr:0x1700193  priv:0
instret:239  PC:0x800003a8  instr:0x25df1863  priv:0
instret:240  PC:0x800003ac  instr:0x213  priv:0
instret:241  PC:0x800003b0  instr:0xe00093  priv:0
instret:242  PC:0x800003b4  instr:0xb00113  priv:0
instret:243  PC:0x800003b8  instr:0x13  priv:0
instret:244  PC:0x800003bc  instr:0x208f33  priv:0
instret:245  PC:0x800003c0  instr:0x120213  priv:0
instret:246  PC:0x800003c4  instr:0x200293  priv:0
instret:247  PC:0x800003c8  instr:0xfe5214e3  priv:0
instret:248  PC:0x800003b0  instr:0xe00093  priv:0
instret:249  PC:0x800003b4  instr:0xb00113  priv:0
instret:250  PC:0x800003b8  instr:0x13  priv:0
instret:251  PC:0x800003bc  instr:0x208f33  priv:0
instret:252  PC:0x800003c0  instr:0x120213  priv:0
instret:253  PC:0x800003c4  instr:0x200293  priv:0
instret:254  PC:0x800003c8  instr:0xfe5214e3  priv:0
instret:255  PC:0x800003cc  instr:0x1900e93  priv:0
instret:256  PC:0x800003d0  instr:0x1800193  priv:0
instret:257  PC:0x800003d4  instr:0x23df1263  priv:0
instret:258  PC:0x800003d8  instr:0x213  priv:0
instret:259  PC:0x800003dc  instr:0xf00093  priv:0
instret:260  PC:0x800003e0  instr:0xb00113  priv:0
instret:261  PC:0x800003e4  instr:0x13  priv:0
instret:262  PC:0x800003e8  instr:0x13  priv:0
instret:263  PC:0x800003ec  instr:0x208f33  priv:0
instret:264  PC:0x800003f0  instr:0x120213  priv:0
instret:265  PC:0x800003f4  instr:0x200293  priv:0
instret:266  PC:0x800003f8  instr:0xfe5212e3  priv:0
instret:267  PC:0x800003dc  instr:0xf00093  priv:0
instret:268  PC:0x800003e0  instr:0xb00113  priv:0
instret:269  PC:0x800003e4  instr:0x13  priv:0
instret:270  PC:0x800003e8  instr:0x13  priv:0
instret:271  PC:0x800003ec  instr:0x208f33  priv:0
instret:272  PC:0x800003f0  instr:0x120213  priv:0
instret:273  PC:0x800003f4  instr:0x200293  priv:0
instret:274  PC:0x800003f8  instr:0xfe5212e3  priv:0
instret:275  PC:0x800003fc  instr:0x1a00e93  priv:0
instret:276  PC:0x80000400  instr:0x1900193  priv:0
instret:277  PC:0x80000404  instr:0x1fdf1a63  priv:0
instret:278  PC:0x80000408  instr:0x213  priv:0
instret:279  PC:0x8000040c  instr:0xd00093  priv:0
instret:280  PC:0x80000410  instr:0x13  priv:0
instret:281  PC:0x80000414  instr:0xb00113  priv:0
instret:282  PC:0x80000418  instr:0x208f33  priv:0
instret:283  PC:0x8000041c  instr:0x120213  priv:0
instret:284  PC:0x80000420  instr:0x200293  priv:0
instret:285  PC:0x80000424  instr:0xfe5214e3  priv:0
instret:286  PC:0x8000040c  instr:0xd00093  priv:0
instret:287  PC:0x80000410  instr:0x13  priv:0
instret:288  PC:0x80000414  instr:0xb00113  priv:0
instret:289  PC:0x80000418  instr:0x208f33  priv:0
instret:290  PC:0x8000041c  instr:0x120213  priv:0
instret:291  PC:0x80000420  instr:0x200293  priv:0
instret:292  PC:0x80000424  instr:0xfe5214e3  priv:0
instret:293  PC:0x80000428  instr:0x1800e93  priv:0
instret:294  PC:0x8000042c  instr:0x1a00193  priv:0
instret:295  PC:0x80000430  instr:0x1ddf1463  priv:0
instret:296  PC:0x80000434  instr:0x213  priv:0
instret:297  PC:0x80000438  instr:0xe00093  priv:0
instret:298  PC:0x8000043c  instr:0x13  priv:0
instret:299  PC:0x80000440  instr:0xb00113  priv:0
instret:300  PC:0x80000444  instr:0x13  priv:0
instret:301  PC:0x80000448  instr:0x208f33  priv:0
instret:302  PC:0x8000044c  instr:0x120213  priv:0
instret:303  PC:0x80000450  instr:0x200293  priv:0
instret:304  PC:0x80000454  instr:0xfe5212e3  priv:0
instret:305  PC:0x80000438  instr:0xe00093  priv:0
instret:306  PC:0x8000043c  instr:0x13  priv:0
instret:307  PC:0x80000440  instr:0xb00113  priv:0
instret:308  PC:0x80000444  instr:0x13  priv:0
instret:309  PC:0x80000448  instr:0x208f33  priv:0
instret:310  PC:0x8000044c  instr:0x120213  priv:0
instret:311  PC:0x80000450  instr:0x200293  priv:0
instret:312  PC:0x80000454  instr:0xfe5212e3  priv:0
instret:313  PC:0x80000458  instr:0x1900e93  priv:0
instret:314  PC:0x8000045c  instr:0x1b00193  priv:0
instret:315  PC:0x80000460  instr:0x19df1c63  priv:0
instret:316  PC:0x80000464  instr:0x213  priv:0
instret:317  PC:0x80000468  instr:0xf00093  priv:0
instret:318  PC:0x8000046c  instr:0x13  priv:0
instret:319  PC:0x80000470  instr:0x13  priv:0
instret:320  PC:0x80000474  instr:0xb00113  priv:0
instret:321  PC:0x80000478  instr:0x208f33  priv:0
instret:322  PC:0x8000047c  instr:0x120213  priv:0
instret:323  PC:0x80000480  instr:0x200293  priv:0
instret:324  PC:0x80000484  instr:0xfe5212e3  priv:0
instret:325  PC:0x80000468  instr:0xf00093  priv:0
instret:326  PC:0x8000046c  instr:0x13  priv:0
instret:327  PC:0x80000470  instr:0x13  priv:0
instret:328  PC:0x80000474  instr:0xb00113  priv:0
instret:329  PC:0x80000478  instr:0x208f33  priv:0
instret:330  PC:0x8000047c  instr:0x120213  priv:0
instret:331  PC:0x80000480  instr:0x200293  priv:0
instret:332  PC:0x80000484  instr:0xfe5212e3  priv:0
instret:333  PC:0x80000488  instr:0x1a00e93  priv:0
instret:334  PC:0x8000048c  instr:0x1c00193  priv:0
instret:335  PC:0x80000490  instr:0x17df1463  priv:0
instret:336  PC:0x80000494  instr:0x213  priv:0
instret:337  PC:0x80000498  instr:0xb00113  priv:0
instret:338  PC:0x8000049c  instr:0xd00093  priv:0
instret:339  PC:0x800004a0  instr:0x208f33  priv:0
instret:340  PC:0x800004a4  instr:0x120213  priv:0
instret:341  PC:0x800004a8  instr:0x200293  priv:0
instret:342  PC:0x800004ac  instr:0xfe5216e3  priv:0
instret:343  PC:0x80000498  instr:0xb00113  priv:0
instret:344  PC:0x8000049c  instr:0xd00093  priv:0
instret:345  PC:0x800004a0  instr:0x208f33  priv:0
instret:346  PC:0x800004a4  instr:0x120213  priv:0
instret:347  PC:0x800004a8  instr:0x200293  priv:0
instret:348  PC:0x800004ac  instr:0xfe5216e3  priv:0
instret:349  PC:0x800004b0  instr:0x1800e93  priv:0
instret:350  PC:0x800004b4  instr:0x1d00193  priv:0
instret:351  PC:0x800004b8  instr:0x15df1063  priv:0
instret:352  PC:0x800004bc  instr:0x213  priv:0
instret:353  PC:0x800004c0  instr:0xb00113  priv:0
instret:354  PC:0x800004c4  instr:0xe00093  priv:0
instret:355  PC:0x800004c8  instr:0x13  priv:0
instret:356  PC:0x800004cc  instr:0x208f33  priv:0
instret:357  PC:0x800004d0  instr:0x120213  priv:0
instret:358  PC:0x800004d4  instr:0x200293  priv:0
instret:359  PC:0x800004d8  instr:0xfe5214e3  priv:0
instret:360  PC:0x800004c0  instr:0xb00113  priv:0
instret:361  PC:0x800004c4  instr:0xe00093  priv:0
instret:362  PC:0x800004c8  instr:0x13  priv:0
instret:363  PC:0x800004cc  instr:0x208f33  priv:0
instret:364  PC:0x800004d0  instr:0x120213  priv:0
instret:365  PC:0x800004d4  instr:0x200293  priv:0
instret:366  PC:0x800004d8  instr:0xfe5214e3  priv:0
instret:367  PC:0x800004dc  instr:0x1900e93  priv:0
instret:368  PC:0x800004e0  instr:0x1e00193  priv:0
instret:369  PC:0x800004e4  instr:0x11df1a63  priv:0
instret:370  PC:0x800004e8  instr:0x213  priv:0
instret:371  PC:0x800004ec  instr:0xb00113  priv:0
instret:372  PC:0x800004f0  instr:0xf00093  priv:0
instret:373  PC:0x800004f4  instr:0x13  priv:0
instret:374  PC:0x800004f8  instr:0x13  priv:0
instret:375  PC:0x800004fc  instr:0x208f33  priv:0
instret:376  PC:0x80000500  instr:0x120213  priv:0
instret:377  PC:0x80000504  instr:0x200293  priv:0
instret:378  PC:0x80000508  instr:0xfe5212e3  priv:0
instret:379  PC:0x800004ec  instr:0xb00113  priv:0
instret:380  PC:0x800004f0  instr:0xf00093  priv:0
instret:381  PC:0x800004f4  instr:0x13  priv:0
instret:382  PC:0x800004f8  instr:0x13  priv:0
instret:383  PC:0x800004fc  instr:0x208f33  priv:0
instret:384  PC:0x80000500  instr:0x120213  priv:0
instret:385  PC:0x80000504  instr:0x200293  priv:0
instret:386  PC:0x80000508  instr:0xfe5212e3  priv:0
instret:387  PC:0x8000050c  instr:0x1a00e93  priv:0
instret:388  PC:0x80000510  instr:0x1f00193  priv:0
instret:389  PC:0x80000514  instr:0xfdf1263  priv:0
instret:390  PC:0x80000518  instr:0x213  priv:0
instret:391  PC:0x8000051c  instr:0xb00113  priv:0
instret:392  PC:0x80000520  instr:0x13  priv:0
instret:393  PC:0x80000524  instr:0xd00093  priv:0
instret:394  PC:0x80000528  instr:0x208f33  priv:0
instret:395  PC:0x8000052c  instr:0x120213  priv:0
instret:396  PC:0x80000530  instr:0x200293  priv:0
instret:397  PC:0x80000534  instr:0xfe5214e3  priv:0
instret:398  PC:0x8000051c  instr:0xb00113  priv:0
instret:399  PC:0x80000520  instr:0x13  priv:0
instret:400  PC:0x80000524  instr:0xd00093  priv:0
instret:401  PC:0x80000528  instr:0x208f33  priv:0
instret:402  PC:0x8000052c  instr:0x120213  priv:0
instret:403  PC:0x80000530  instr:0x200293  priv:0
instret:404  PC:0x80000534  instr:0xfe5214e3  priv:0
instret:405  PC:0x80000538  instr:0x1800e93  priv:0
instret:406  PC:0x8000053c  instr:0x2000193  priv:0
instret:407  PC:0x80000540  instr:0xbdf1c63  priv:0
instret:408  PC:0x80000544  instr:0x213  priv:0
instret:409  PC:0x80000548  instr:0xb00113  priv:0
instret:410  PC:0x8000054c  instr:0x13  priv:0
instret:411  PC:0x80000550  instr:0xe00093  priv:0
instret:412  PC:0x80000554  instr:0x13  priv:0
instret:413  PC:0x80000558  instr:0x208f33  priv:0
instret:414  PC:0x8000055c  instr:0x120213  priv:0
instret:415  PC:0x80000560  instr:0x200293  priv:0
instret:416  PC:0x80000564  instr:0xfe5212e3  priv:0
instret:417  PC:0x80000548  instr:0xb00113  priv:0
instret:418  PC:0x8000054c  instr:0x13  priv:0
instret:419  PC:0x80000550  instr:0xe00093  priv:0
instret:420  PC:0x80000554  instr:0x13  priv:0
instret:421  PC:0x80000558  instr:0x208f33  priv:0
instret:422  PC:0x8000055c  instr:0x120213  priv:0
instret:423  PC:0x80000560  instr:0x200293  priv:0
instret:424  PC:0x80000564  instr:0xfe5212e3  priv:0
instret:425  PC:0x80000568  instr:0x1900e93  priv:0
instret:426  PC:0x8000056c  instr:0x2100193  priv:0
instret:427  PC:0x80000570  instr:0x9df1463  priv:0
instret:428  PC:0x80000574  instr:0x213  priv:0
instret:429  PC:0x80000578  instr:0xb00113  priv:0
instret:430  PC:0x8000057c  instr:0x13  priv:0
instret:431  PC:0x80000580  instr:0x13  priv:0
instret:432  PC:0x80000584  instr:0xf00093  priv:0
instret:433  PC:0x80000588  instr:0x208f33  priv:0
instret:434  PC:0x8000058c  instr:0x120213  priv:0
instret:435  PC:0x80000590  instr:0x200293  priv:0
instret:436  PC:0x80000594  instr:0xfe5212e3  priv:0
instret:437  PC:0x80000578  instr:0xb00113  priv:0
instret:438  PC:0x8000057c  instr:0x13  priv:0
instret:439  PC:0x80000580  instr:0x13  priv:0
instret:440  PC:0x80000584  instr:0xf00093  priv:0
instret:441  PC:0x80000588  instr:0x208f33  priv:0
instret:442  PC:0x8000058c  instr:0x120213  priv:0
instret:443  PC:0x80000590  instr:0x200293  priv:0
instret:444  PC:0x80000594  instr:0xfe5212e3  priv:0
instret:445  PC:0x80000598  instr:0x1a00e93  priv:0
instret:446  PC:0x8000059c  instr:0x2200193  priv:0
instret:447  PC:0x800005a0  instr:0x5df1c63  priv:0
instret:448  PC:0x800005a4  instr:0xf00093  priv:0
instret:449  PC:0x800005a8  instr:0x100133  priv:0
instret:450  PC:0x800005ac  instr:0xf00e93  priv:0
instret:451  PC:0x800005b0  instr:0x2300193  priv:0
instret:452  PC:0x800005b4  instr:0x5d11263  priv:0
instret:453  PC:0x800005b8  instr:0x2000093  priv:0
instret:454  PC:0x800005bc  instr:0x8133  priv:0
instret:455  PC:0x800005c0  instr:0x2000e93  priv:0
instret:456  PC:0x800005c4  instr:0x2400193  priv:0
instret:457  PC:0x800005c8  instr:0x3d11863  priv:0
instret:458  PC:0x800005cc  instr:0xb3  priv:0
instret:459  PC:0x800005d0  instr:0xe93  priv:0
instret:460  PC:0x800005d4  instr:0x2500193  priv:0
instret:461  PC:0x800005d8  instr:0x3d09063  priv:0
instret:462  PC:0x800005dc  instr:0x1000093  priv:0
instret:463  PC:0x800005e0  instr:0x1e00113  priv:0
instret:464  PC:0x800005e4  instr:0x208033  priv:0
instret:465  PC:0x800005e8  instr:0xe93  priv:0
instret:466  PC:0x800005ec  instr:0x2600193  priv:0
instret:467  PC:0x800005f0  instr:0x1d01463  priv:0
instret:468  PC:0x800005f4  instr:0x301c63  priv:0
instret:469  PC:0x8000060c  instr:0xff0000f  priv:0
4465800: D_MMU_Cache: cache size 8 KB, associativity 2, line size 64 bytes (= 8 XLEN words)
instret:470  PC:0x80000610  instr:0x100193  priv:0
instret:471  PC:0x80000614  instr:0x73  priv:0
    mcause:0x8  epc 0x80000614  tval:0x0  next_pc 0x80000004, new_priv 3 new_mstatus 0xa00000000
instret:471  PC:0x80000004  instr:0x34202f73  priv:3
instret:472  PC:0x80000008  instr:0x800f93  priv:3
instret:473  PC:0x8000000c  instr:0x3ff0a63  priv:3
instret:474  PC:0x80000040  instr:0x1f17  priv:3
instret:475  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:476  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:477  PC:0x80000040  instr:0x1f17  priv:3
instret:478  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:479  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:480  PC:0x80000040  instr:0x1f17  priv:3
instret:481  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:482  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:483  PC:0x80000040  instr:0x1f17  priv:3
instret:484  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:485  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:486  PC:0x80000040  instr:0x1f17  priv:3
4508600: AWS_DDR4_Adapter.rl_process_wr_req: addr 0x80001000 (<tohost>) data 0x1
PASS ISA Test
instret:487  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:488  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:489  PC:0x80000040  instr:0x1f17  priv:3
instret:490  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:491  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:492  PC:0x80000040  instr:0x1f17  priv:3
instret:493  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:494  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:495  PC:0x80000040  instr:0x1f17  priv:3
instret:496  PC:0x80000044  instr:0xfc3f2023  priv:3
test_dram_dma_hwsw_cosim.c: Final HW status 0x1
    (Non-zero write tohost)
TEST PASSED 
instret:497  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:498  PC:0x80000040  instr:0x1f17  priv:3
instret:499  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:500  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:501  PC:0x80000040  instr:0x1f17  priv:3
instret:502  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:503  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:504  PC:0x80000040  instr:0x1f17  priv:3
instret:505  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:506  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:507  PC:0x80000040  instr:0x1f17  priv:3
instret:508  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:509  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:510  PC:0x80000040  instr:0x1f17  priv:3
instret:511  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:512  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:513  PC:0x80000040  instr:0x1f17  priv:3
instret:514  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:515  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:516  PC:0x80000040  instr:0x1f17  priv:3
instret:517  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:518  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:519  PC:0x80000040  instr:0x1f17  priv:3
instret:520  PC:0x80000044  instr:0xfc3f2023  priv:3
instret:521  PC:0x80000048  instr:0xff9ff06f  priv:3
instret:522  PC:0x80000040  instr:0x1f17  priv:3
$finish called at time : 45292 ns : File "/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/tests/test_null.sv" Line 29
run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:21 . Memory (MB): peak = 1570.418 ; gain = 128.000 ; free physical = 2189 ; free virtual = 43432
## quit
INFO: [Common 17-206] Exiting xsim at Thu May  7 20:14:17 2020...
make[1]: Leaving directory '/home/nikhil/git_clones/AWS/BESSPIN-CloudGFE/AWSteria/developer_designs/cl_BSV_WindSoC/verif/scripts'

Thu May  7 20:14:17 2020
----------------
