<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_IA32_MISC_ENABLE_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_IA32_MISC_ENABLE_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac54bb743ca187790e395757340c3e6e5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a7c020de3afb99bda242030ab50f593f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af2edd69f2cd9d5879fe07bae28529381">FastStrings</a>:1</td></tr>
<tr class="separator:a7c020de3afb99bda242030ab50f593f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc71380f1da2d91d2633b0703ee4d6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a68cc7bee625f4aef97e9ecf2ad93c02c">Reserved1</a>:2</td></tr>
<tr class="separator:a2fc71380f1da2d91d2633b0703ee4d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a331acbd08367514ac3b9616e6113c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a79f841189b2d065b2836f2df49b67957">AutomaticThermalControlCircuit</a>:1</td></tr>
<tr class="separator:ab0a331acbd08367514ac3b9616e6113c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d094304fdb0e4ab1b9e152a20a7a672"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af164646a767839d60a44842569a4a490">Reserved2</a>:3</td></tr>
<tr class="separator:a7d094304fdb0e4ab1b9e152a20a7a672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac12c11d364de480e056b26e140bdc5e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae209c934be09e3612bf214546e8dac38">PerformanceMonitoring</a>:1</td></tr>
<tr class="separator:aac12c11d364de480e056b26e140bdc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a52ba8a1c90701b4634b554b43deed5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aa4fb34257e34b8e3a69a6932920e9b58">Reserved3</a>:3</td></tr>
<tr class="separator:a7a52ba8a1c90701b4634b554b43deed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae6dffda4511603ff5a9034fab25ce5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#abe4d2784286bcccb8348e0e087630da5">BTS</a>:1</td></tr>
<tr class="separator:a9ae6dffda4511603ff5a9034fab25ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1ecf43fdfe34967ca9c5dc6582e003"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a20dbcec3edae024dcc419ed9c579cfd9">PEBS</a>:1</td></tr>
<tr class="separator:a2f1ecf43fdfe34967ca9c5dc6582e003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80161c711fcc586bf7a84c4573cb619e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aaa8efd5a83258997333d76f10b0c6f3f">Reserved4</a>:3</td></tr>
<tr class="separator:a80161c711fcc586bf7a84c4573cb619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6918f399fa81f292feb064facb6991e2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a838d86c9f779da3900d2ffb8d19ba5f0">EIST</a>:1</td></tr>
<tr class="separator:a6918f399fa81f292feb064facb6991e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8aad8117016c9408a0a93ef7d97b4b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3f6bb73ce24bec9374c583655bc82503">Reserved5</a>:1</td></tr>
<tr class="separator:a3b8aad8117016c9408a0a93ef7d97b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa119626daa9ce0f26b700813a8c8f96b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aadbd5affe4620102013d77ff53c477da">MONITOR</a>:1</td></tr>
<tr class="separator:aa119626daa9ce0f26b700813a8c8f96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce3dc7716bd9164e1f1787b3337279d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a8df9d0233b3d1e3127c27f61f9daa42a">Reserved6</a>:3</td></tr>
<tr class="separator:afce3dc7716bd9164e1f1787b3337279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab776520fa129306c7337cb8f4f46dcdc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a7f8ea18b5228002641e96d3a20bd7544">LimitCpuidMaxval</a>:1</td></tr>
<tr class="separator:ab776520fa129306c7337cb8f4f46dcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25a08d750823f698df1f8822e816bea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ada1b98bfcee01be2d3b77698a47c9210">xTPR_Message_Disable</a>:1</td></tr>
<tr class="separator:ac25a08d750823f698df1f8822e816bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c53aaa794de45ee371f6c32f5886d4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a9bb8a898de9945f7f546d8fa103f7f79">Reserved7</a>:8</td></tr>
<tr class="separator:a17c53aaa794de45ee371f6c32f5886d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3da547ca256edf5ae9c031181e0ab9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aaee1fd197d58421043cfb75d21305470">Reserved8</a>:2</td></tr>
<tr class="separator:afa3da547ca256edf5ae9c031181e0ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb1c94012406f1b83b9e54ef9313343"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a5fe2b4957cc34c2207029476dd37f431">XD</a>:1</td></tr>
<tr class="separator:aebb1c94012406f1b83b9e54ef9313343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c6ab87923878ce534c0f22bb325aa6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a8f768a69b6cf838c6fc763ee0e640dcc">Reserved9</a>:29</td></tr>
<tr class="separator:af2c6ab87923878ce534c0f22bb325aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54bb743ca187790e395757340c3e6e5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac54bb743ca187790e395757340c3e6e5">Bits</a></td></tr>
<tr class="separator:ac54bb743ca187790e395757340c3e6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4e864c533abd74ead3b668165a4610"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a5f4e864c533abd74ead3b668165a4610">Uint64</a></td></tr>
<tr class="separator:a5f4e864c533abd74ead3b668165a4610"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_architectural_msr_8h.html#ab1c9663d1ebf836647144ef14ed9ffa1">MSR_IA32_MISC_ENABLE</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a79f841189b2d065b2836f2df49b67957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::AutomaticThermalControlCircuit</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Automatic Thermal Control Circuit Enable (R/W) 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows the processor to automatically reduce power consumption in response to TCC activation. 0 = Disabled. Note: In some products clearing this bit might be ignored in critical thermal conditions, and TM1, TM2 and adaptive thermal throttling will still be activated. The default value of this field varies with product. See respective tables where default value is listed. Introduced at Display Family / Display Model 0F_0H. </p>

</div>
</div>
<a class="anchor" id="ac54bb743ca187790e395757340c3e6e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_IA32_MISC_ENABLE_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="abe4d2784286bcccb8348e0e087630da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::BTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Branch Trace Storage Unavailable (RO) 1 = Processor doesn't support branch trace storage (BTS) 0 = BTS is supported. Introduced at Display Family / Display Model 0F_0H. </p>

</div>
</div>
<a class="anchor" id="a838d86c9f779da3900d2ffb8d19ba5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::EIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] Enhanced Intel SpeedStep Technology Enable (R/W) 0= Enhanced Intel SpeedStep Technology disabled 1 = Enhanced Intel SpeedStep Technology enabled. If CPUID.01H: ECX[7] =1. </p>

</div>
</div>
<a class="anchor" id="af2edd69f2cd9d5879fe07bae28529381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::FastStrings</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] Fast-Strings Enable When set, the fast-strings feature (for REP MOVS and REP STORS) is enabled (default); when clear, fast-strings are disabled. Introduced at Display Family / Display Model 0F_0H. </p>

</div>
</div>
<a class="anchor" id="a7f8ea18b5228002641e96d3a20bd7544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::LimitCpuidMaxval</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] Limit CPUID Maxval (R/W) When this bit is set to 1, CPUID.00H returns a maximum value in EAX[7:0] of 2. BIOS should contain a setup question that allows users to specify when the installed OS does not support CPUID functions greater than 2. Before setting this bit, BIOS must execute the CPUID.0H and examine the maximum value returned in EAX[7:0]. If the maximum value is greater than 2, this bit is supported. Otherwise, this bit is not supported. Setting this bit when the maximum value is not greater than 2 may generate a #GP exception. Setting this bit may cause unexpected behavior in software that depends on the availability of CPUID leaves greater than 2. Introduced at Display Family / Display Model 0F_03H. </p>

</div>
</div>
<a class="anchor" id="aadbd5affe4620102013d77ff53c477da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::MONITOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] ENABLE MONITOR FSM (R/W) When this bit is set to 0, the MONITOR feature flag is not set (CPUID.01H:ECX[bit 3] = 0). This indicates that MONITOR/MWAIT are not supported. Software attempts to execute MONITOR/MWAIT will cause #UD when this bit is 0. When this bit is set to 1 (default), MONITOR/MWAIT are supported (CPUID.01H:ECX[bit 3] = 1). If the SSE3 feature flag ECX[0] is not set (CPUID.01H:ECX[bit 0] = 0), the OS must not attempt to alter this bit. BIOS must leave it in the default state. Writing this bit when the SSE3 feature flag is set to 0 may generate a #GP exception. Introduced at Display Family / Display Model 0F_03H. </p>

</div>
</div>
<a class="anchor" id="a20dbcec3edae024dcc419ed9c579cfd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::PEBS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Processor Event Based Sampling (PEBS) Unavailable (RO) 1 = PEBS is not supported; 0 = PEBS is supported. Introduced at Display Family / Display Model 06_0FH. </p>

</div>
</div>
<a class="anchor" id="ae209c934be09e3612bf214546e8dac38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::PerformanceMonitoring</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Performance Monitoring Available (R) 1 = Performance monitoring enabled 0 = Performance monitoring disabled. Introduced at Display Family / Display Model 0F_0H. </p>

</div>
</div>
<a class="anchor" id="a68cc7bee625f4aef97e9ecf2ad93c02c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af164646a767839d60a44842569a4a490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4fb34257e34b8e3a69a6932920e9b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa8efd5a83258997333d76f10b0c6f3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f6bb73ce24bec9374c583655bc82503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8df9d0233b3d1e3127c27f61f9daa42a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bb8a898de9945f7f546d8fa103f7f79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaee1fd197d58421043cfb75d21305470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f768a69b6cf838c6fc763ee0e640dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f4e864c533abd74ead3b668165a4610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_IA32_MISC_ENABLE_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a5fe2b4957cc34c2207029476dd37f431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::XD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 34] XD Bit Disable (R/W) When set to 1, the Execute Disable Bit feature (XD Bit) is disabled and the XD Bit extended feature flag will be clear (CPUID.80000001H: EDX[20]=0). When set to a 0 (default), the Execute Disable Bit feature (if available) allows the OS to enable PAE paging and take advantage of data only pages. BIOS must not alter the contents of this bit location, if XD bit is not supported. Writing this bit to 1 when the XD Bit extended feature flag is set to 0 may generate a #GP exception. if CPUID.80000001H:EDX[2 0] = 1. </p>

</div>
</div>
<a class="anchor" id="ada1b98bfcee01be2d3b77698a47c9210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_IA32_MISC_ENABLE_REGISTER::xTPR_Message_Disable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] xTPR Message Disable (R/W) When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority. if CPUID.01H:ECX[14] = 1. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MISC_ENABLE_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:41:17 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
