{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410176017346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410176017346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 08 21:33:37 2014 " "Processing started: Mon Sep 08 21:33:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410176017346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410176017346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410176017346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410176017702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_c_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file forward_c_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forward_C_mux " "Found entity 1: Forward_C_mux" {  } { { "Forward_C_mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Forward_C_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_ID_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_Dest_Mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(38) " "Verilog HDL warning at EX_ALU.v(38): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1410176017747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/WB_MemtoReg_Mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file data_forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Forwarding_unit " "Found entity 1: Data_Forwarding_unit" {  } { { "Data_Forwarding_unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_Forwarding_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_forwarding_mux_a.v 1 1 " "Found 1 design units, including 1 entities, in source file data_forwarding_mux_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_forwarding_mux_A " "Found entity 1: Data_forwarding_mux_A" {  } { { "Data_forwarding_mux_A.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_forwarding_mux_b.v 1 1 " "Found 1 design units, including 1 entities, in source file data_forwarding_mux_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_forwarding_mux_B " "Found entity 1: Data_forwarding_mux_B" {  } { { "Data_forwarding_mux_B.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_forwarding_mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_forwarding_mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_forwarding_mux_MEM " "Found entity 1: Data_forwarding_mux_MEM" {  } { { "Data_forwarding_mux_MEM.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_MEM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file id_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Branch_AND " "Found entity 1: ID_Branch_AND" {  } { { "ID_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Branch_AND.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file id_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Comparator " "Found entity 1: ID_Comparator" {  } { { "ID_Comparator.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_d_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file forward_d_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forward_D_mux " "Found entity 1: Forward_D_mux" {  } { { "Forward_D_mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Forward_D_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file id_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Shift_Left_2 " "Found entity 1: ID_Shift_Left_2" {  } { { "ID_Shift_Left_2.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file id_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_PC_Add " "Found entity 1: ID_PC_Add" {  } { { "ID_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176017766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176017766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1410176017822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "Mips.v" "IF_PC_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "Mips.v" "IF_PC_Reg" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "Mips.v" "IF_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "Mips.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017864 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 1024 IF_Instruction_Memory.v(11) " "Verilog HDL warning at IF_Instruction_Memory.v(11): number of words (7) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410176017869 "|Mips|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 IF_Instruction_Memory.v(9) " "Net \"memory.data_a\" at IF_Instruction_Memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410176017896 "|Mips|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 IF_Instruction_Memory.v(9) " "Net \"memory.waddr_a\" at IF_Instruction_Memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410176017896 "|Mips|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 IF_Instruction_Memory.v(9) " "Net \"memory.we_a\" at IF_Instruction_Memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410176017896 "|Mips|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "Mips.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "Mips.v" "ID_Registers" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017903 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Forward_Reg_Delay ID_Registers.v(27) " "Verilog HDL Always Construct warning at ID_Registers.v(27): variable \"Forward_Reg_Delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410176017904 "|Mips|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(28) " "Verilog HDL Always Construct warning at ID_Registers.v(28): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410176017904 "|Mips|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Forward_Reg_Delay ID_Registers.v(38) " "Verilog HDL Always Construct warning at ID_Registers.v(38): variable \"Forward_Reg_Delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410176017904 "|Mips|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(39) " "Verilog HDL Always Construct warning at ID_Registers.v(39): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410176017904 "|Mips|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "Mips.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "Mips.v" "ID_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Branch_AND ID_Branch_AND:ID_Branch_AND " "Elaborating entity \"ID_Branch_AND\" for hierarchy \"ID_Branch_AND:ID_Branch_AND\"" {  } { { "Mips.v" "ID_Branch_AND" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Comparator ID_Comparator:ID_Comparator " "Elaborating entity \"ID_Comparator\" for hierarchy \"ID_Comparator:ID_Comparator\"" {  } { { "Mips.v" "ID_Comparator" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward_C_mux Forward_C_mux:Forward_C_mux " "Elaborating entity \"Forward_C_mux\" for hierarchy \"Forward_C_mux:Forward_C_mux\"" {  } { { "Mips.v" "Forward_C_mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward_D_mux Forward_D_mux:Forward_D_mux " "Elaborating entity \"Forward_D_mux\" for hierarchy \"Forward_D_mux:Forward_D_mux\"" {  } { { "Mips.v" "Forward_D_mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Shift_Left_2 ID_Shift_Left_2:ID_Shift_Left_2 " "Elaborating entity \"ID_Shift_Left_2\" for hierarchy \"ID_Shift_Left_2:ID_Shift_Left_2\"" {  } { { "Mips.v" "ID_Shift_Left_2" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_PC_Add ID_PC_Add:ID_PC_Add " "Elaborating entity \"ID_PC_Add\" for hierarchy \"ID_PC_Add:ID_PC_Add\"" {  } { { "Mips.v" "ID_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "Mips.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "Mips.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "Mips.v" "EX_ALU" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "Mips.v" "EX_ALU_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017933 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Control_EX EX_ALU_Control.v(37) " "Verilog HDL Always Construct warning at EX_ALU_Control.v(37): inferring latch(es) for variable \"ALU_Control_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1410176017934 "|Mips|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[0\] EX_ALU_Control.v(37) " "Inferred latch for \"ALU_Control_EX\[0\]\" at EX_ALU_Control.v(37)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017934 "|Mips|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[1\] EX_ALU_Control.v(37) " "Inferred latch for \"ALU_Control_EX\[1\]\" at EX_ALU_Control.v(37)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017934 "|Mips|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[2\] EX_ALU_Control.v(37) " "Inferred latch for \"ALU_Control_EX\[2\]\" at EX_ALU_Control.v(37)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017934 "|Mips|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[3\] EX_ALU_Control.v(37) " "Inferred latch for \"ALU_Control_EX\[3\]\" at EX_ALU_Control.v(37)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017934 "|Mips|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "Mips.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Forwarding_unit Data_Forwarding_unit:Data_Forwarding_unit " "Elaborating entity \"Data_Forwarding_unit\" for hierarchy \"Data_Forwarding_unit:Data_Forwarding_unit\"" {  } { { "Mips.v" "Data_Forwarding_unit" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ID_Rd Data_Forwarding_unit.v(37) " "Verilog HDL or VHDL warning at Data_Forwarding_unit.v(37): object \"IF_ID_Rd\" assigned a value but never read" {  } { { "Data_Forwarding_unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_Forwarding_unit.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1410176017936 "|Mips|Data_Forwarding_unit:Data_Forwarding_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_Rs Data_Forwarding_unit.v(42) " "Verilog HDL or VHDL warning at Data_Forwarding_unit.v(42): object \"EX_MEM_Rs\" assigned a value but never read" {  } { { "Data_Forwarding_unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_Forwarding_unit.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1410176017936 "|Mips|Data_Forwarding_unit:Data_Forwarding_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_Rs Data_Forwarding_unit.v(48) " "Verilog HDL or VHDL warning at Data_Forwarding_unit.v(48): object \"MEM_WB_Rs\" assigned a value but never read" {  } { { "Data_Forwarding_unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_Forwarding_unit.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1410176017936 "|Mips|Data_Forwarding_unit:Data_Forwarding_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_forwarding_mux_A Data_forwarding_mux_A:Data_forwarding_mux_A " "Elaborating entity \"Data_forwarding_mux_A\" for hierarchy \"Data_forwarding_mux_A:Data_forwarding_mux_A\"" {  } { { "Mips.v" "Data_forwarding_mux_A" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017945 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Read_Data_forward_A_EX Data_forwarding_mux_A.v(16) " "Verilog HDL warning at Data_forwarding_mux_A.v(16): initial value for variable Read_Data_forward_A_EX should be constant" {  } { { "Data_forwarding_mux_A.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_A.v" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1410176017946 "|Mips|Data_forwarding_mux_A:Data_forwarding_mux_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_forwarding_mux_B Data_forwarding_mux_B:Data_forwarding_mux_B " "Elaborating entity \"Data_forwarding_mux_B\" for hierarchy \"Data_forwarding_mux_B:Data_forwarding_mux_B\"" {  } { { "Mips.v" "Data_forwarding_mux_B" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017947 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Read_Data_forward_B_EX Data_forwarding_mux_B.v(16) " "Verilog HDL warning at Data_forwarding_mux_B.v(16): initial value for variable Read_Data_forward_B_EX should be constant" {  } { { "Data_forwarding_mux_B.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_B.v" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1410176017948 "|Mips|Data_forwarding_mux_B:Data_forwarding_mux_B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "Mips.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Data_Memory MEM_Data_Memory:MEM_Data_Memory " "Elaborating entity \"MEM_Data_Memory\" for hierarchy \"MEM_Data_Memory:MEM_Data_Memory\"" {  } { { "Mips.v" "MEM_Data_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017951 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "461 0 511 MEM_Data_Memory.v(17) " "Verilog HDL warning at MEM_Data_Memory.v(17): number of words (461) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410176017952 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_Data_MEM MEM_Data_Memory.v(49) " "Verilog HDL Always Construct warning at MEM_Data_Memory.v(49): inferring latch(es) for variable \"Read_Data_MEM\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[0\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[0\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[1\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[1\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[2\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[2\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[3\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[3\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[4\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[4\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[5\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[5\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[6\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[6\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[7\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[7\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[8\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[8\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[9\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[9\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[10\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[10\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[11\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[11\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[12\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[12\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[13\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[13\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[14\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[14\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[15\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[15\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[16\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[16\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[17\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[17\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[18\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[18\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[19\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[19\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[20\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[20\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[21\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[21\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[22\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[22\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[23\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[23\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[24\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[24\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[25\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[25\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[26\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[26\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[27\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[27\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[28\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[28\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[29\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[29\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[30\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[30\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[31\] MEM_Data_Memory.v(49) " "Inferred latch for \"Read_Data_MEM\[31\]\" at MEM_Data_Memory.v(49)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410176017953 "|Mips|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_forwarding_mux_MEM Data_forwarding_mux_MEM:Data_forwarding_mux_MEM " "Elaborating entity \"Data_forwarding_mux_MEM\" for hierarchy \"Data_forwarding_mux_MEM:Data_forwarding_mux_MEM\"" {  } { { "Mips.v" "Data_forwarding_mux_MEM" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017954 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Read_Data_forward_MEM_MEM Data_forwarding_mux_MEM.v(18) " "Verilog HDL warning at Data_forwarding_mux_MEM.v(18): initial value for variable Read_Data_forward_MEM_MEM should be constant" {  } { { "Data_forwarding_mux_MEM.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_MEM.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1410176017955 "|Mips|Data_forwarding_mux_MEM:Data_forwarding_mux_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Pipeline_Stage MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage " "Elaborating entity \"MEM_WB_Pipeline_Stage\" for hierarchy \"MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\"" {  } { { "Mips.v" "MEM_WB_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MemtoReg_Mux WB_MemtoReg_Mux:WB_MemtoReg_Mux " "Elaborating entity \"WB_MemtoReg_Mux\" for hierarchy \"WB_MemtoReg_Mux:WB_MemtoReg_Mux\"" {  } { { "Mips.v" "WB_MemtoReg_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410176017957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[0\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[0\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1410176018205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[1\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[1\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1410176018205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[2\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[2\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1410176018205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|register_rtl_0 " "Inferred RAM node \"ID_Registers:ID_Registers\|register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410176018224 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|register_rtl_1 " "Inferred RAM node \"ID_Registers:ID_Registers\|register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410176018226 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410176018241 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred RAM node \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410176018241 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1025 C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1410176018257 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410176018274 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410176018551 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410176018551 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter INIT_FILE set to db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410176018551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410176018551 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1410176018551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410176018586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:register_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018587 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410176018587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tki1 " "Found entity 1: altsyncram_tki1" {  } { { "db/altsyncram_tki1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_tki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176018633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176018633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:register_rtl_1 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410176018643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:register_rtl_1 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018643 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410176018643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Elaborated megafunction instantiation \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410176018650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Instantiated megafunction \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410176018650 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410176018650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bng1 " "Found entity 1: altsyncram_bng1" {  } { { "db/altsyncram_bng1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_bng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410176018695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410176018695 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1410176018906 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[4\] GND " "Pin \"Instruction_IF\[4\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[6\] GND " "Pin \"Instruction_IF\[6\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[7\] GND " "Pin \"Instruction_IF\[7\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[8\] GND " "Pin \"Instruction_IF\[8\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[9\] GND " "Pin \"Instruction_IF\[9\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[10\] GND " "Pin \"Instruction_IF\[10\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[15\] GND " "Pin \"Instruction_IF\[15\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[20\] GND " "Pin \"Instruction_IF\[20\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[24\] GND " "Pin \"Instruction_IF\[24\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[25\] GND " "Pin \"Instruction_IF\[25\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[29\] GND " "Pin \"Instruction_IF\[29\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[30\] GND " "Pin \"Instruction_IF\[30\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_IF[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Address_1_ID\[3\] GND " "Pin \"Read_Address_1_ID\[3\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Read_Address_1_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Address_1_ID\[4\] GND " "Pin \"Read_Address_1_ID\[4\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Read_Address_1_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite_ID GND " "Pin \"MemWrite_ID\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|MemWrite_ID"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[4\] GND " "Pin \"Instruction_EX\[4\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[6\] GND " "Pin \"Instruction_EX\[6\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[7\] GND " "Pin \"Instruction_EX\[7\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[8\] GND " "Pin \"Instruction_EX\[8\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[9\] GND " "Pin \"Instruction_EX\[9\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[10\] GND " "Pin \"Instruction_EX\[10\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[15\] GND " "Pin \"Instruction_EX\[15\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[20\] GND " "Pin \"Instruction_EX\[20\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[24\] GND " "Pin \"Instruction_EX\[24\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[25\] GND " "Pin \"Instruction_EX\[25\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[29\] GND " "Pin \"Instruction_EX\[29\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[30\] GND " "Pin \"Instruction_EX\[30\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Instruction_EX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Control_EX\[3\] GND " "Pin \"ALU_Control_EX\[3\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|ALU_Control_EX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[0\] GND " "Pin \"Branch_Dest_EX\[0\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[1\] GND " "Pin \"Branch_Dest_EX\[1\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[2\] GND " "Pin \"Branch_Dest_EX\[2\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[3\] GND " "Pin \"Branch_Dest_EX\[3\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[4\] GND " "Pin \"Branch_Dest_EX\[4\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[5\] GND " "Pin \"Branch_Dest_EX\[5\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[6\] GND " "Pin \"Branch_Dest_EX\[6\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[7\] GND " "Pin \"Branch_Dest_EX\[7\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[8\] GND " "Pin \"Branch_Dest_EX\[8\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[9\] GND " "Pin \"Branch_Dest_EX\[9\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[10\] GND " "Pin \"Branch_Dest_EX\[10\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[11\] GND " "Pin \"Branch_Dest_EX\[11\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[12\] GND " "Pin \"Branch_Dest_EX\[12\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[13\] GND " "Pin \"Branch_Dest_EX\[13\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[14\] GND " "Pin \"Branch_Dest_EX\[14\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[15\] GND " "Pin \"Branch_Dest_EX\[15\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[16\] GND " "Pin \"Branch_Dest_EX\[16\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[17\] GND " "Pin \"Branch_Dest_EX\[17\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[18\] GND " "Pin \"Branch_Dest_EX\[18\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[19\] GND " "Pin \"Branch_Dest_EX\[19\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[20\] GND " "Pin \"Branch_Dest_EX\[20\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[21\] GND " "Pin \"Branch_Dest_EX\[21\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[22\] GND " "Pin \"Branch_Dest_EX\[22\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[23\] GND " "Pin \"Branch_Dest_EX\[23\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[24\] GND " "Pin \"Branch_Dest_EX\[24\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[25\] GND " "Pin \"Branch_Dest_EX\[25\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[26\] GND " "Pin \"Branch_Dest_EX\[26\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[27\] GND " "Pin \"Branch_Dest_EX\[27\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[28\] GND " "Pin \"Branch_Dest_EX\[28\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[29\] GND " "Pin \"Branch_Dest_EX\[29\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[30\] GND " "Pin \"Branch_Dest_EX\[30\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_Dest_EX\[31\] GND " "Pin \"Branch_Dest_EX\[31\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Branch_Dest_EX[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_EX\[4\] GND " "Pin \"Write_Register_EX\[4\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Write_Register_EX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Forward_MEM GND " "Pin \"Forward_MEM\" is stuck at GND" {  } { { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410176019451 "|Mips|Forward_MEM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1410176019451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1410176020018 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ID_Registers:ID_Registers\|altsyncram:register_rtl_0\|altsyncram_tki1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ID_Registers:ID_Registers\|altsyncram:register_rtl_0\|altsyncram_tki1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_tki1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_tki1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 233 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1410176020022 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ID_Registers:ID_Registers\|altsyncram:register_rtl_1\|altsyncram_tki1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ID_Registers:ID_Registers\|altsyncram:register_rtl_1\|altsyncram_tki1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_tki1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_tki1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mips.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v" 233 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1410176020022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.map.smsg " "Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410176020075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1410176020238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1410176020238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1916 " "Implemented 1916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1410176020341 ""} { "Info" "ICUT_CUT_TM_OPINS" "580 " "Implemented 580 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1410176020341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1239 " "Implemented 1239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1410176020341 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1410176020341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1410176020341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410176020362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 08 21:33:40 2014 " "Processing ended: Mon Sep 08 21:33:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410176020362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410176020362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410176020362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410176020362 ""}
