//
// Written by Synplify Pro 
// Product Version "N-2018.03G-Beta6"
// Program "Synplify Pro", Mapper "mapgw, Build 1086R"
// Tue Oct 16 15:08:54 2018
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\gowin\1.8\synplifypro\lib\generic\gw1n.v "
// file 1 "\c:\gowin\1.8\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\gowin\1.8\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\fpga_led_tm1637\src\spi_master.v "
// file 6 "\c:\fpga_led_tm1637\src\led_tm1637.v "
// file 7 "\c:\fpga_led_tm1637\src\rom.v "
// file 8 "\c:\fpga_led_tm1637\src\led_tm1637_rom.v "
// file 9 "\c:\gowin\1.8\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module LED_TM1637_ROM (
  encoded_step_12,
  encoded_step_7,
  encoded_step_0,
  encoded_step_1,
  encoded_step_2,
  encoded_step_45,
  step_id,
  encoded_step_i_0,
  N_240_mux
)
;
output encoded_step_12 ;
output encoded_step_7 ;
output encoded_step_0 ;
output encoded_step_1 ;
output encoded_step_2 ;
output encoded_step_45 ;
input [6:0] step_id ;
output encoded_step_i_0 ;
output N_240_mux ;
wire encoded_step_12 ;
wire encoded_step_7 ;
wire encoded_step_0 ;
wire encoded_step_1 ;
wire encoded_step_2 ;
wire encoded_step_45 ;
wire encoded_step_i_0 ;
wire N_240_mux ;
wire m110_am ;
wire m110_bm ;
wire m10 ;
wire m17 ;
wire m18 ;
wire m17_am ;
wire m17_bm ;
wire m31_am ;
wire m31_bm ;
wire m31 ;
wire m45_am ;
wire m45_bm ;
wire m45 ;
wire m105_am ;
wire m105_bm ;
wire m105 ;
wire m10_am ;
wire m10_bm ;
wire m16 ;
wire m22 ;
wire m23 ;
wire m40 ;
wire m13 ;
wire m41 ;
wire m46 ;
wire m32 ;
wire m37 ;
wire m48 ;
wire m107 ;
wire m109_e ;
wire m28 ;
wire m6 ;
wire m11 ;
wire N_2_i ;
wire m14 ;
wire m3 ;
wire m27 ;
wire m34 ;
wire m198 ;
wire m52 ;
wire N_3_i ;
wire m12 ;
wire m4 ;
wire m44 ;
wire m35 ;
wire m88 ;
wire m82 ;
wire GND ;
wire VCC ;
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m110  (
	.I0(m110_am),
	.I1(m110_bm),
	.S0(step_id[6]),
	.O(encoded_step_12)
);
// @8:31
  MUX2_LUT6 \dout_1_47_0_.m18  (
	.I0(m10),
	.I1(m17),
	.S0(step_id[5]),
	.O(m18)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m17  (
	.I0(m17_am),
	.I1(m17_bm),
	.S0(step_id[4]),
	.O(m17)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m31  (
	.I0(m31_am),
	.I1(m31_bm),
	.S0(step_id[4]),
	.O(m31)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m45  (
	.I0(m45_am),
	.I1(m45_bm),
	.S0(step_id[4]),
	.O(m45)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m105  (
	.I0(m105_am),
	.I1(m105_bm),
	.S0(step_id[4]),
	.O(m105)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m10  (
	.I0(m10_am),
	.I1(m10_bm),
	.S0(step_id[4]),
	.O(m10)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m23  (
	.I0(m16),
	.I1(m22),
	.S0(step_id[4]),
	.O(m23)
);
// @8:31
  MUX2_LUT5 \dout_1_47_0_.m41  (
	.I0(m40),
	.I1(m13),
	.S0(step_id[4]),
	.O(m41)
);
// @8:31
  MUX2_LUT6 \dout_1_47_0_.m46  (
	.I0(m41),
	.I1(m45),
	.S0(step_id[5]),
	.O(m46)
);
  INV \encoded_step_i[7]  (
	.I(encoded_step_7),
	.O(encoded_step_i_0)
);
// @8:31
  LUT4 \dout_1_47_0_.m25  (
	.I0(m18),
	.I1(m23),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_0)
);
defparam \dout_1_47_0_.m25 .INIT=16'h0CAA;
// @8:31
  LUT4 \dout_1_47_0_.m39  (
	.I0(m32),
	.I1(m37),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_1)
);
defparam \dout_1_47_0_.m39 .INIT=16'h0C55;
// @8:31
  LUT4 \dout_1_47_0_.m50  (
	.I0(m46),
	.I1(m48),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_2)
);
defparam \dout_1_47_0_.m50 .INIT=16'h0CAA;
// @8:31
  LUT2 \dout_1_47_0_.m110_bm  (
	.I0(m107),
	.I1(m109_e),
	.F(m110_bm)
);
defparam \dout_1_47_0_.m110_bm .INIT=4'h8;
// @8:31
  LUT3 \dout_1_47_0_.m32  (
	.I0(m28),
	.I1(m31),
	.I2(step_id[5]),
	.F(m32)
);
defparam \dout_1_47_0_.m32 .INIT=8'hC5;
// @8:31
  LUT4 \dout_1_47_0_.m17_am  (
	.I0(m6),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m17_am)
);
defparam \dout_1_47_0_.m17_am .INIT=16'h05C0;
// @8:31
  LUT4 \dout_1_47_0_.m17_bm  (
	.I0(N_2_i),
	.I1(m14),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m17_bm)
);
defparam \dout_1_47_0_.m17_bm .INIT=16'h0ACC;
// @8:31
  LUT3 \dout_1_47_0_.m31_am  (
	.I0(m6),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m31_am)
);
defparam \dout_1_47_0_.m31_am .INIT=8'hBE;
// @8:31
  LUT4 \dout_1_47_0_.m31_bm  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m31_bm)
);
defparam \dout_1_47_0_.m31_bm .INIT=16'h7DEF;
// @8:31
  LUT4 \dout_1_47_0_.m45_am  (
	.I0(m3),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m45_am)
);
defparam \dout_1_47_0_.m45_am .INIT=16'hC0AC;
// @8:31
  LUT4 \dout_1_47_0_.m45_bm  (
	.I0(m3),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m45_bm)
);
defparam \dout_1_47_0_.m45_bm .INIT=16'hC00A;
// @8:31
  LUT4 \dout_1_47_0_.m105_bm  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m105_bm)
);
defparam \dout_1_47_0_.m105_bm .INIT=16'h0039;
// @8:31
  LUT4 \dout_1_47_0_.m10_am  (
	.I0(N_2_i),
	.I1(m3),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m10_am)
);
defparam \dout_1_47_0_.m10_am .INIT=16'h0CA0;
// @8:31
  LUT3 \dout_1_47_0_.m10_bm  (
	.I0(m6),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m10_bm)
);
defparam \dout_1_47_0_.m10_bm .INIT=8'h41;
// @8:31
  LUT4 \dout_1_47_0_.m28  (
	.I0(m14),
	.I1(m27),
	.I2(step_id[2]),
	.I3(step_id[4]),
	.F(m28)
);
defparam \dout_1_47_0_.m28 .INIT=16'hCCA0;
// @8:31
  LUT4 \dout_1_47_0_.m16  (
	.I0(N_2_i),
	.I1(m14),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m16)
);
defparam \dout_1_47_0_.m16 .INIT=16'h0ACC;
// @8:31
  LUT4 \dout_1_47_0_.m22  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m22)
);
defparam \dout_1_47_0_.m22 .INIT=16'h0068;
// @8:31
  LUT4 \dout_1_47_0_.m34  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m34)
);
defparam \dout_1_47_0_.m34 .INIT=16'h75EF;
// @8:31
  LUT4 \dout_1_47_0_.m107  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m107)
);
defparam \dout_1_47_0_.m107 .INIT=16'h700E;
// @8:31
  LUT3 \dout_1_47_0_.m228  (
	.I0(m198),
	.I1(step_id[4]),
	.I2(step_id[5]),
	.F(N_240_mux)
);
defparam \dout_1_47_0_.m228 .INIT=8'h0B;
// @8:31
  LUT4 \dout_1_47_0_.m232  (
	.I0(m52),
	.I1(step_id[4]),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_45)
);
defparam \dout_1_47_0_.m232 .INIT=16'h0800;
// @8:31
  LUT4 \dout_1_47_0_.m73  (
	.I0(N_3_i),
	.I1(m109_e),
	.I2(step_id[2]),
	.I3(step_id[6]),
	.F(encoded_step_7)
);
defparam \dout_1_47_0_.m73 .INIT=16'h0800;
// @8:31
  LUT4 \dout_1_47_0_.m13  (
	.I0(m6),
	.I1(m12),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m13)
);
defparam \dout_1_47_0_.m13 .INIT=16'h05CC;
// @8:31
  LUT4 \dout_1_47_0_.m27  (
	.I0(m4),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m27)
);
defparam \dout_1_47_0_.m27 .INIT=16'hAA30;
// @8:31
  LUT4 \dout_1_47_0_.m40  (
	.I0(N_2_i),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m40)
);
defparam \dout_1_47_0_.m40 .INIT=16'h300A;
// @8:31
  LUT4 \dout_1_47_0_.m44  (
	.I0(m4),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m44)
);
defparam \dout_1_47_0_.m44 .INIT=16'hC0AA;
// @8:31
  LUT2 \dout_1_47_0_.m52  (
	.I0(m35),
	.I1(step_id[2]),
	.F(m52)
);
defparam \dout_1_47_0_.m52 .INIT=4'h2;
// @8:31
  LUT3 \dout_1_47_0_.m14  (
	.I0(m3),
	.I1(m11),
	.I2(step_id[0]),
	.F(m14)
);
defparam \dout_1_47_0_.m14 .INIT=8'hAC;
// @8:31
  LUT3 \dout_1_47_0_.m88  (
	.I0(N_2_i),
	.I1(step_id[0]),
	.I2(step_id[3]),
	.F(m88)
);
defparam \dout_1_47_0_.m88 .INIT=8'h1D;
// @8:31
  LUT3 \dout_1_47_0_.m198  (
	.I0(step_id[1]),
	.I1(step_id[2]),
	.I2(step_id[3]),
	.F(m198)
);
defparam \dout_1_47_0_.m198 .INIT=8'h07;
// @8:31
  LUT2 \dout_1_47_0_.m2  (
	.I0(N_2_i),
	.I1(step_id[0]),
	.F(N_3_i)
);
defparam \dout_1_47_0_.m2 .INIT=4'h8;
// @8:31
  LUT2 \dout_1_47_0_.m12  (
	.I0(m11),
	.I1(step_id[0]),
	.F(m12)
);
defparam \dout_1_47_0_.m12 .INIT=4'h8;
// @8:31
  LUT3 \dout_1_47_0_.m35  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[3]),
	.F(m35)
);
defparam \dout_1_47_0_.m35 .INIT=8'h01;
// @8:31
  LUT2 \dout_1_47_0_.m1  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(N_2_i)
);
defparam \dout_1_47_0_.m1 .INIT=4'h8;
// @8:31
  LUT2 \dout_1_47_0_.m3  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(m3)
);
defparam \dout_1_47_0_.m3 .INIT=4'h2;
// @8:31
  LUT2 \dout_1_47_0_.m6  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(m6)
);
defparam \dout_1_47_0_.m6 .INIT=4'h6;
// @8:31
  LUT2 \dout_1_47_0_.m11  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(m11)
);
defparam \dout_1_47_0_.m11 .INIT=4'h4;
// @8:31
  LUT2 \dout_1_47_0_.m109_e  (
	.I0(step_id[4]),
	.I1(step_id[5]),
	.F(m109_e)
);
defparam \dout_1_47_0_.m109_e .INIT=4'h1;
// @8:31
  LUT4 \dout_1_47_0_.m82  (
	.I0(m11),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m82)
);
defparam \dout_1_47_0_.m82 .INIT=16'hB080;
// @8:31
  LUT3 \dout_1_47_0_.m37  (
	.I0(m34),
	.I1(m35),
	.I2(step_id[4]),
	.F(m37)
);
defparam \dout_1_47_0_.m37 .INIT=8'h45;
// @8:31
  LUT3 \dout_1_47_0_.m105_am  (
	.I0(m88),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.F(m105_am)
);
defparam \dout_1_47_0_.m105_am .INIT=8'h45;
// @8:31
  LUT3 \dout_1_47_0_.m48  (
	.I0(m4),
	.I1(m44),
	.I2(step_id[4]),
	.F(m48)
);
defparam \dout_1_47_0_.m48 .INIT=8'h8C;
// @8:31
  LUT4 \dout_1_47_0_.m110_am  (
	.I0(m82),
	.I1(m105),
	.I2(step_id[4]),
	.I3(step_id[5]),
	.F(m110_am)
);
defparam \dout_1_47_0_.m110_am .INIT=16'h0ACC;
// @8:31
  LUT3 \dout_1_47_0_.m4  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[3]),
	.F(m4)
);
defparam \dout_1_47_0_.m4 .INIT=8'h04;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* LED_TM1637_ROM */

module spi_master_8s_8s_0_1 (
  wr_spi_0,
  rd_spi_0,
  cnt,
  SUM,
  elapsed_time,
  repeat_count,
  step_id_6,
  step_id_3,
  step_id_2,
  step_id_1,
  step_id_0,
  cnt2,
  switches_c,
  debug_waiting_for_spi_0,
  debug_waiting_for_step_time_0,
  cnt_3_18,
  cnt_3_10,
  cnt_3_0,
  cnt_3_5,
  cnt_3_6,
  cnt_3_7,
  cnt_3_8,
  cnt_3_12,
  cnt_3_13,
  cnt_3_14,
  cnt_3_15,
  cnt_3_16,
  led_c,
  elapsed_time_11,
  saved_elapsed_time,
  encoded_step_0,
  encoded_step_38,
  wait_spi_0,
  internal_state_machine_0,
  rst_n_c_i,
  clk_led,
  N_24_i,
  clk_led_i,
  N_202_i,
  tm1637_dio_c,
  un3_cnt_cry_22_0_SUM,
  un3_cnt_cry_21_0_SUM,
  un3_cnt_cry_20_0_SUM,
  un3_cnt_cry_19_0_SUM,
  un3_cnt_cry_18_0_SUM,
  un3_cnt_cry_14_0_SUM,
  un3_cnt_cry_13_0_SUM,
  un3_cnt_cry_12_0_SUM,
  un3_cnt_cry_11_0_SUM,
  un3_cnt_cry_6_0_SUM,
  un3_cnt_cry_16_0_SUM,
  clk_led4_1z,
  un3_cnt_s_24_0_SUM,
  un2_elapsed_time_cry_2_0_SUM,
  un2_elapsed_time_cry_1_0_SUM,
  N_29,
  N_240_mux,
  N_22,
  rst_n_c,
  N_10,
  N_18_i,
  un2_elapsed_time_cry_0_0_SUM,
  un2_elapsed_time_cry_3_0_SUM,
  un2_elapsed_time_cry_4_0_SUM,
  un2_elapsed_time_cry_5_0_SUM,
  un2_elapsed_time_cry_6_0_SUM,
  un2_elapsed_time_cry_7_0_SUM,
  un2_elapsed_time_cry_8_0_SUM,
  un2_elapsed_time_cry_9_0_SUM,
  un2_elapsed_time_cry_10_0_SUM,
  un2_elapsed_time_cry_11_0_SUM,
  un2_elapsed_time_cry_12_0_SUM,
  un2_elapsed_time_cry_13_0_SUM,
  un2_elapsed_time_cry_14_0_SUM,
  un2_elapsed_time_cry_15_0_SUM,
  un2_elapsed_time_cry_16_0_SUM,
  un2_elapsed_time_cry_17_0_SUM,
  un2_elapsed_time_cry_18_0_SUM,
  un2_elapsed_time_cry_19_0_SUM,
  un2_elapsed_time_cry_20_0_SUM,
  un2_elapsed_time_cry_21_0_SUM,
  un2_elapsed_time_cry_22_0_SUM,
  un2_elapsed_time_cry_23_0_SUM,
  un2_elapsed_time_cry_24_0_SUM,
  un2_elapsed_time_cry_25_0_SUM,
  un2_elapsed_time_cry_26_0_SUM,
  un2_elapsed_time_s_27_0_SUM,
  debug_waiting_for_step_time5_i,
  debug_waiting_for_step_time5,
  N_49_i,
  repeat_count_1z
)
;
input wr_spi_0 ;
input rd_spi_0 ;
input [24:0] cnt ;
output [3:1] SUM ;
input [27:0] elapsed_time ;
input [14:0] repeat_count ;
input step_id_6 ;
input step_id_3 ;
input step_id_2 ;
input step_id_1 ;
input step_id_0 ;
input [3:0] cnt2 ;
input [3:0] switches_c ;
input debug_waiting_for_spi_0 ;
input debug_waiting_for_step_time_0 ;
output cnt_3_18 ;
output cnt_3_10 ;
output cnt_3_0 ;
output cnt_3_5 ;
output cnt_3_6 ;
output cnt_3_7 ;
output cnt_3_8 ;
output cnt_3_12 ;
output cnt_3_13 ;
output cnt_3_14 ;
output cnt_3_15 ;
output cnt_3_16 ;
output [3:0] led_c ;
output [27:0] elapsed_time_11 ;
input [27:0] saved_elapsed_time ;
input encoded_step_0 ;
input encoded_step_38 ;
input wait_spi_0 ;
input internal_state_machine_0 ;
input rst_n_c_i ;
input clk_led ;
output N_24_i ;
input clk_led_i ;
output N_202_i ;
output tm1637_dio_c ;
input un3_cnt_cry_22_0_SUM ;
input un3_cnt_cry_21_0_SUM ;
input un3_cnt_cry_20_0_SUM ;
input un3_cnt_cry_19_0_SUM ;
input un3_cnt_cry_18_0_SUM ;
input un3_cnt_cry_14_0_SUM ;
input un3_cnt_cry_13_0_SUM ;
input un3_cnt_cry_12_0_SUM ;
input un3_cnt_cry_11_0_SUM ;
input un3_cnt_cry_6_0_SUM ;
input un3_cnt_cry_16_0_SUM ;
output clk_led4_1z ;
input un3_cnt_s_24_0_SUM ;
input un2_elapsed_time_cry_2_0_SUM ;
input un2_elapsed_time_cry_1_0_SUM ;
output N_29 ;
input N_240_mux ;
output N_22 ;
input rst_n_c ;
output N_10 ;
output N_18_i ;
input un2_elapsed_time_cry_0_0_SUM ;
input un2_elapsed_time_cry_3_0_SUM ;
input un2_elapsed_time_cry_4_0_SUM ;
input un2_elapsed_time_cry_5_0_SUM ;
input un2_elapsed_time_cry_6_0_SUM ;
input un2_elapsed_time_cry_7_0_SUM ;
input un2_elapsed_time_cry_8_0_SUM ;
input un2_elapsed_time_cry_9_0_SUM ;
input un2_elapsed_time_cry_10_0_SUM ;
input un2_elapsed_time_cry_11_0_SUM ;
input un2_elapsed_time_cry_12_0_SUM ;
input un2_elapsed_time_cry_13_0_SUM ;
input un2_elapsed_time_cry_14_0_SUM ;
input un2_elapsed_time_cry_15_0_SUM ;
input un2_elapsed_time_cry_16_0_SUM ;
input un2_elapsed_time_cry_17_0_SUM ;
input un2_elapsed_time_cry_18_0_SUM ;
input un2_elapsed_time_cry_19_0_SUM ;
input un2_elapsed_time_cry_20_0_SUM ;
input un2_elapsed_time_cry_21_0_SUM ;
input un2_elapsed_time_cry_22_0_SUM ;
input un2_elapsed_time_cry_23_0_SUM ;
input un2_elapsed_time_cry_24_0_SUM ;
input un2_elapsed_time_cry_25_0_SUM ;
input un2_elapsed_time_cry_26_0_SUM ;
input un2_elapsed_time_s_27_0_SUM ;
output debug_waiting_for_step_time5_i ;
output debug_waiting_for_step_time5 ;
output N_49_i ;
output repeat_count_1z ;
wire wr_spi_0 ;
wire rd_spi_0 ;
wire step_id_6 ;
wire step_id_3 ;
wire step_id_2 ;
wire step_id_1 ;
wire step_id_0 ;
wire debug_waiting_for_spi_0 ;
wire debug_waiting_for_step_time_0 ;
wire cnt_3_18 ;
wire cnt_3_10 ;
wire cnt_3_0 ;
wire cnt_3_5 ;
wire cnt_3_6 ;
wire cnt_3_7 ;
wire cnt_3_8 ;
wire cnt_3_12 ;
wire cnt_3_13 ;
wire cnt_3_14 ;
wire cnt_3_15 ;
wire cnt_3_16 ;
wire encoded_step_0 ;
wire encoded_step_38 ;
wire wait_spi_0 ;
wire internal_state_machine_0 ;
wire rst_n_c_i ;
wire clk_led ;
wire N_24_i ;
wire clk_led_i ;
wire N_202_i ;
wire tm1637_dio_c ;
wire un3_cnt_cry_22_0_SUM ;
wire un3_cnt_cry_21_0_SUM ;
wire un3_cnt_cry_20_0_SUM ;
wire un3_cnt_cry_19_0_SUM ;
wire un3_cnt_cry_18_0_SUM ;
wire un3_cnt_cry_14_0_SUM ;
wire un3_cnt_cry_13_0_SUM ;
wire un3_cnt_cry_12_0_SUM ;
wire un3_cnt_cry_11_0_SUM ;
wire un3_cnt_cry_6_0_SUM ;
wire un3_cnt_cry_16_0_SUM ;
wire clk_led4_1z ;
wire un3_cnt_s_24_0_SUM ;
wire un2_elapsed_time_cry_2_0_SUM ;
wire un2_elapsed_time_cry_1_0_SUM ;
wire N_29 ;
wire N_240_mux ;
wire N_22 ;
wire rst_n_c ;
wire N_10 ;
wire N_18_i ;
wire un2_elapsed_time_cry_0_0_SUM ;
wire un2_elapsed_time_cry_3_0_SUM ;
wire un2_elapsed_time_cry_4_0_SUM ;
wire un2_elapsed_time_cry_5_0_SUM ;
wire un2_elapsed_time_cry_6_0_SUM ;
wire un2_elapsed_time_cry_7_0_SUM ;
wire un2_elapsed_time_cry_8_0_SUM ;
wire un2_elapsed_time_cry_9_0_SUM ;
wire un2_elapsed_time_cry_10_0_SUM ;
wire un2_elapsed_time_cry_11_0_SUM ;
wire un2_elapsed_time_cry_12_0_SUM ;
wire un2_elapsed_time_cry_13_0_SUM ;
wire un2_elapsed_time_cry_14_0_SUM ;
wire un2_elapsed_time_cry_15_0_SUM ;
wire un2_elapsed_time_cry_16_0_SUM ;
wire un2_elapsed_time_cry_17_0_SUM ;
wire un2_elapsed_time_cry_18_0_SUM ;
wire un2_elapsed_time_cry_19_0_SUM ;
wire un2_elapsed_time_cry_20_0_SUM ;
wire un2_elapsed_time_cry_21_0_SUM ;
wire un2_elapsed_time_cry_22_0_SUM ;
wire un2_elapsed_time_cry_23_0_SUM ;
wire un2_elapsed_time_cry_24_0_SUM ;
wire un2_elapsed_time_cry_25_0_SUM ;
wire un2_elapsed_time_cry_26_0_SUM ;
wire un2_elapsed_time_s_27_0_SUM ;
wire debug_waiting_for_step_time5_i ;
wire debug_waiting_for_step_time5 ;
wire N_49_i ;
wire repeat_count_1z ;
wire [3:1] un1_cnt2_5_am;
wire [3:1] un1_cnt2_5_bm;
wire [3:0] un1_cnt2_4_am;
wire [3:0] un1_cnt2_4_bm;
wire [0:0] state;
wire [0:0] state_i;
wire [4:0] _sck;
wire [0:0] charreceivedn;
wire [0:0] charreceivedn_i;
wire [0:0] tx_buffer_fulln;
wire [0:0] tx_buffer_fulln_i;
wire [0:0] tx_buffer_fullp;
wire [0:0] tx_buffer_fullp_i;
wire [0:0] charreceivedp;
wire [0:0] charreceivedp_i;
wire [4:0] _sck_6;
wire [0:0] un1_debug_waiting_for_tx_data5_9_0_m2;
wire [0:0] un1_debug_waiting_for_tx_data5_4_i;
wire [0:0] un1_debug_waiting_for_tx_data5_3_i;
wire [0:0] charreceived;
wire [0:0] un1_debug_waiting_for_tx_data5_9_i;
wire [7:0] shift_reg_tx;
wire [0:0] debug_waiting_for_tx_data;
wire [0:0] tx_buffer;
wire [7:0] shift_reg_tx_9;
wire [0:0] _prescaller;
wire [7:0] prescaller_cnt;
wire [0:0] prescallerbuff;
wire [3:0] spi_debug;
wire [3:0] spi_debug_bit_num;
wire [0:0] _mosi;
wire [0:0] debug_waiting_for_prescaller;
wire [0:0] _diomode;
wire [0:0] un1_debug_waiting_for_tx_data5_5_i;
wire [0:0] un1_debug_waiting_for_tx_data5_1_i;
wire [6:0] prescaller_cnt_cry_0_RNO;
wire [7:7] prescaller_cnt_qxu;
wire [7:0] prescaller_cnt_s;
wire [6:0] prescaller_cnt_cry;
wire [7:7] prescaller_cnt_s_0_COUT;
wire un1_cnt2_sn_N_12_mux ;
wire N_95 ;
wire N_97 ;
wire N_96 ;
wire N_91 ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire N_75 ;
wire N_75_i ;
wire tx_buffer4 ;
wire tx_buffer4_i ;
wire N_66 ;
wire N_66_i ;
wire N_11_1 ;
wire un1__sck_c3 ;
wire un1__sck_c2 ;
wire N_63 ;
wire N_34 ;
wire N_43 ;
wire N_11_i ;
wire N_201 ;
wire N_200 ;
wire N_50 ;
wire N_94 ;
wire un1_cnt2_sn_N_10_mux ;
wire N_30_i ;
wire N_48 ;
wire N_28_i ;
wire elapsed_time10 ;
wire debug26 ;
wire N_14_i ;
wire N_150 ;
wire N_148_i ;
wire N_83 ;
wire N_58 ;
wire N_57 ;
wire debug_waiting_for_step_time5lto27_14 ;
wire debug_waiting_for_step_time5lto27_15 ;
wire debug_waiting_for_step_time5lto27_20 ;
wire debug_waiting_for_step_time5lto27_25 ;
wire N_48_0 ;
wire N_49 ;
wire N_50_0 ;
wire _mode_21 ;
wire un1_prescdemux_NE_0_a4_0_5 ;
wire elapsed_time10_7 ;
wire elapsed_time10_8 ;
wire elapsed_time10_9 ;
wire elapsed_time10_10 ;
wire clk_led4_13 ;
wire clk_led4_14 ;
wire clk_led4_15 ;
wire clk_led4_16 ;
wire clk_led4_22 ;
wire debug_waiting_for_step_time5lto27_16 ;
wire debug_waiting_for_step_time5lto27_17 ;
wire debug_waiting_for_step_time5lto27_18 ;
wire debug_waiting_for_step_time5lto27_19 ;
wire N_54 ;
wire N_59_i ;
wire ss ;
wire un1_prescdemux_NE_0_a4_0_4 ;
wire debug25_NE_1 ;
wire clk_led4_17 ;
wire clk_led4_1 ;
wire N_48_i ;
wire N_60_i ;
wire un1__sck_axbxc3 ;
wire VCC ;
wire GND ;
wire N_1096 ;
wire N_236 ;
wire N_68 ;
wire N_88_0 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83_0 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75_0 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
// @6:119
  MUX2_LUT5 \un1_cnt2_5[1]  (
	.I0(un1_cnt2_5_am[1]),
	.I1(un1_cnt2_5_bm[1]),
	.S0(un1_cnt2_sn_N_12_mux),
	.O(N_95)
);
// @6:119
  MUX2_LUT5 \un1_cnt2_5[3]  (
	.I0(un1_cnt2_5_am[3]),
	.I1(un1_cnt2_5_bm[3]),
	.S0(un1_cnt2_sn_N_12_mux),
	.O(N_97)
);
// @6:119
  MUX2_LUT5 \un1_cnt2_5[2]  (
	.I0(un1_cnt2_5_am[2]),
	.I1(un1_cnt2_5_bm[2]),
	.S0(un1_cnt2_sn_N_12_mux),
	.O(N_96)
);
// @6:119
  MUX2_LUT5 \un1_cnt2_4[3]  (
	.I0(un1_cnt2_4_am[3]),
	.I1(un1_cnt2_4_bm[3]),
	.S0(switches_c[2]),
	.O(N_91)
);
// @6:119
  MUX2_LUT5 \un1_cnt2_4[2]  (
	.I0(un1_cnt2_4_am[2]),
	.I1(un1_cnt2_4_bm[2]),
	.S0(switches_c[2]),
	.O(N_90)
);
// @6:119
  MUX2_LUT5 \un1_cnt2_4[1]  (
	.I0(un1_cnt2_4_am[1]),
	.I1(un1_cnt2_4_bm[1]),
	.S0(switches_c[2]),
	.O(N_89)
);
// @6:119
  MUX2_LUT5 \un1_cnt2_4[0]  (
	.I0(un1_cnt2_4_am[0]),
	.I1(un1_cnt2_4_bm[0]),
	.S0(switches_c[2]),
	.O(N_88)
);
// @6:79
  INV \state_RNIJQ3D[0]  (
	.I(state[0]),
	.O(state_i[0])
);
// @5:352
  INV \_sck_RNIIHC5[0]  (
	.I(_sck[0]),
	.O(N_49_i)
);
// @6:79
  INV \_diomode_RNO[0]  (
	.I(N_75),
	.O(N_75_i)
);
// @5:211
  INV debug_waiting_for_tx_data5_RNI2P42 (
	.I(tx_buffer4),
	.O(tx_buffer4_i)
);
// @6:219
  INV debug_waiting_for_step_time5lto27_RNIVS7C (
	.I(debug_waiting_for_step_time5),
	.O(debug_waiting_for_step_time5_i)
);
// @5:331
  INV \charreceivedn_i_cZ[0]  (
	.I(charreceivedn[0]),
	.O(charreceivedn_i[0])
);
// @5:180
  INV \tx_buffer_fulln_i_cZ[0]  (
	.I(tx_buffer_fulln[0]),
	.O(tx_buffer_fulln_i[0])
);
// @5:69
  INV \tx_buffer_fullp_i_cZ[0]  (
	.I(tx_buffer_fullp[0]),
	.O(tx_buffer_fullp_i[0])
);
// @5:180
  INV \charreceivedp_i_cZ[0]  (
	.I(charreceivedp[0]),
	.O(charreceivedp_i[0])
);
// @5:259
  INV debug_waiting_for_prescaller_RNO (
	.I(N_66),
	.O(N_66_i)
);
// @5:211
  LUT4 \_sck_6_cZ[4]  (
	.I0(N_11_1),
	.I1(_sck[3]),
	.I2(_sck[4]),
	.I3(un1__sck_c3),
	.F(_sck_6[4])
);
defparam \_sck_6_cZ[4] .INIT=16'h28A0;
// @5:211
  LUT3 \_sck_6_cZ[2]  (
	.I0(N_11_1),
	.I1(_sck[2]),
	.I2(un1__sck_c2),
	.F(_sck_6[2])
);
defparam \_sck_6_cZ[2] .INIT=8'h28;
// @5:180
  LUT4 \_mosi_RNO_0[0]  (
	.I0(N_63),
	.I1(_sck[0]),
	.I2(state[0]),
	.I3(un1_debug_waiting_for_tx_data5_9_0_m2[0]),
	.F(un1_debug_waiting_for_tx_data5_4_i[0])
);
defparam \_mosi_RNO_0[0] .INIT=16'h0015;
// @6:210
  LUT4 \elapsed_time_11_cZ[27]  (
	.I0(N_34),
	.I1(un2_elapsed_time_s_27_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[27]),
	.F(elapsed_time_11[27])
);
defparam \elapsed_time_11_cZ[27] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[26]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_26_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[26]),
	.F(elapsed_time_11[26])
);
defparam \elapsed_time_11_cZ[26] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[25]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_25_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[25]),
	.F(elapsed_time_11[25])
);
defparam \elapsed_time_11_cZ[25] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[24]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_24_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[24]),
	.F(elapsed_time_11[24])
);
defparam \elapsed_time_11_cZ[24] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[23]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_23_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[23]),
	.F(elapsed_time_11[23])
);
defparam \elapsed_time_11_cZ[23] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[22]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_22_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[22]),
	.F(elapsed_time_11[22])
);
defparam \elapsed_time_11_cZ[22] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[21]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_21_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[21]),
	.F(elapsed_time_11[21])
);
defparam \elapsed_time_11_cZ[21] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[20]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_20_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[20]),
	.F(elapsed_time_11[20])
);
defparam \elapsed_time_11_cZ[20] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[19]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_19_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[19]),
	.F(elapsed_time_11[19])
);
defparam \elapsed_time_11_cZ[19] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[18]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_18_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[18]),
	.F(elapsed_time_11[18])
);
defparam \elapsed_time_11_cZ[18] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[17]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_17_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[17]),
	.F(elapsed_time_11[17])
);
defparam \elapsed_time_11_cZ[17] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[16]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_16_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[16]),
	.F(elapsed_time_11[16])
);
defparam \elapsed_time_11_cZ[16] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[15]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_15_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[15]),
	.F(elapsed_time_11[15])
);
defparam \elapsed_time_11_cZ[15] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[14]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_14_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[14]),
	.F(elapsed_time_11[14])
);
defparam \elapsed_time_11_cZ[14] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[13]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_13_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[13]),
	.F(elapsed_time_11[13])
);
defparam \elapsed_time_11_cZ[13] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[12]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_12_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[12]),
	.F(elapsed_time_11[12])
);
defparam \elapsed_time_11_cZ[12] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[11]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_11_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[11]),
	.F(elapsed_time_11[11])
);
defparam \elapsed_time_11_cZ[11] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[10]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_10_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[10]),
	.F(elapsed_time_11[10])
);
defparam \elapsed_time_11_cZ[10] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[9]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_9_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[9]),
	.F(elapsed_time_11[9])
);
defparam \elapsed_time_11_cZ[9] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[8]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_8_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[8]),
	.F(elapsed_time_11[8])
);
defparam \elapsed_time_11_cZ[8] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[7]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_7_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[7]),
	.F(elapsed_time_11[7])
);
defparam \elapsed_time_11_cZ[7] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[6]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_6_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[6]),
	.F(elapsed_time_11[6])
);
defparam \elapsed_time_11_cZ[6] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[5]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_5_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[5]),
	.F(elapsed_time_11[5])
);
defparam \elapsed_time_11_cZ[5] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[4]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_4_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[4]),
	.F(elapsed_time_11[4])
);
defparam \elapsed_time_11_cZ[4] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[3]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_3_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[3]),
	.F(elapsed_time_11[3])
);
defparam \elapsed_time_11_cZ[3] .INIT=16'hCDC8;
// @6:210
  LUT4 \elapsed_time_11_cZ[0]  (
	.I0(N_34),
	.I1(un2_elapsed_time_cry_0_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(saved_elapsed_time[0]),
	.F(elapsed_time_11[0])
);
defparam \elapsed_time_11_cZ[0] .INIT=16'hCDC8;
// @5:180
  LUT4 ss_RNO (
	.I0(N_43),
	.I1(state[0]),
	.I2(tx_buffer4),
	.I3(un1_debug_waiting_for_tx_data5_9_0_m2[0]),
	.F(un1_debug_waiting_for_tx_data5_3_i[0])
);
defparam ss_RNO.INIT=16'h0037;
// @5:180
  LUT2 \charreceivedp_RNO[0]  (
	.I0(N_11_1),
	.I1(charreceived[0]),
	.F(N_11_i)
);
defparam \charreceivedp_RNO[0] .INIT=4'h1;
// @6:160
  LUT4 debug_waiting_for_step_time5lto27_RNIPR8L4 (
	.I0(N_201),
	.I1(debug_waiting_for_step_time5),
	.I2(encoded_step_0),
	.I3(internal_state_machine_0),
	.F(N_18_i)
);
defparam debug_waiting_for_step_time5lto27_RNIPR8L4.INIT=16'h0031;
// @6:210
  LUT4 \un1_step_id_iv_i[0]  (
	.I0(N_200),
	.I1(charreceived[0]),
	.I2(internal_state_machine_0),
	.I3(wait_spi_0),
	.F(N_10)
);
defparam \un1_step_id_iv_i[0] .INIT=16'hBFAF;
// @5:211
  LUT4 \_sck_6_cZ[1]  (
	.I0(N_11_1),
	.I1(N_50),
	.I2(_sck[0]),
	.I3(_sck[1]),
	.F(_sck_6[1])
);
defparam \_sck_6_cZ[1] .INIT=16'h8A20;
// @6:138
  LUT4 \led[3]  (
	.I0(N_88),
	.I1(N_94),
	.I2(rst_n_c),
	.I3(un1_cnt2_sn_N_10_mux),
	.F(led_c[3])
);
defparam \led[3] .INIT=16'h5F3F;
// @6:138
  LUT4 \led[2]  (
	.I0(N_89),
	.I1(N_95),
	.I2(rst_n_c),
	.I3(un1_cnt2_sn_N_10_mux),
	.F(led_c[2])
);
defparam \led[2] .INIT=16'h5F3F;
// @5:269
  LUT2 un1__sck_ac0_3 (
	.I0(_sck[2]),
	.I1(un1__sck_c2),
	.F(un1__sck_c3)
);
defparam un1__sck_ac0_3.INIT=4'h8;
// @5:180
  LUT3 \un1_debug_waiting_for_tx_data5_9_0_m2_RNI70VS[0]  (
	.I0(_sck[0]),
	.I1(state[0]),
	.I2(un1_debug_waiting_for_tx_data5_9_0_m2[0]),
	.F(un1_debug_waiting_for_tx_data5_9_i[0])
);
defparam \un1_debug_waiting_for_tx_data5_9_0_m2_RNI70VS[0] .INIT=8'h0B;
// @5:180
  LUT2 charreceivedp_1_sqmuxa_i_o2_0_RNIMCM8 (
	.I0(N_50),
	.I1(_sck[0]),
	.F(N_30_i)
);
defparam charreceivedp_1_sqmuxa_i_o2_0_RNIMCM8.INIT=4'h1;
// @5:180
  LUT4 \debug_RNO[0]  (
	.I0(N_43),
	.I1(N_48),
	.I2(N_75),
	.I3(tx_buffer4),
	.F(N_28_i)
);
defparam \debug_RNO[0] .INIT=16'h4404;
// @6:210
  LUT4 \internal_state_machine_5_i[0]  (
	.I0(charreceived[0]),
	.I1(debug_waiting_for_step_time5),
	.I2(internal_state_machine_0),
	.I3(wait_spi_0),
	.F(N_22)
);
defparam \internal_state_machine_5_i[0] .INIT=16'h2C3C;
// @6:210
  LUT4 \un1_step_id_iv_i_m3[0]  (
	.I0(elapsed_time10),
	.I1(encoded_step_38),
	.I2(N_240_mux),
	.I3(step_id_6),
	.F(N_200)
);
defparam \un1_step_id_iv_i_m3[0] .INIT=16'h8288;
// @5:211
  LUT3 \_sck_6_cZ[0]  (
	.I0(N_11_1),
	.I1(N_50),
	.I2(_sck[0]),
	.F(_sck_6[0])
);
defparam \_sck_6_cZ[0] .INIT=8'h82;
// @6:210
  LUT3 \elapsed_time_11_cZ[1]  (
	.I0(N_29),
	.I1(un2_elapsed_time_cry_1_0_SUM),
	.I2(saved_elapsed_time[1]),
	.F(elapsed_time_11[1])
);
defparam \elapsed_time_11_cZ[1] .INIT=8'hD8;
// @6:210
  LUT3 \elapsed_time_11_cZ[2]  (
	.I0(N_29),
	.I1(un2_elapsed_time_cry_2_0_SUM),
	.I2(saved_elapsed_time[2]),
	.F(elapsed_time_11[2])
);
defparam \elapsed_time_11_cZ[2] .INIT=8'hD8;
// @6:138
  LUT4 \led[1]  (
	.I0(N_90),
	.I1(N_96),
	.I2(rst_n_c),
	.I3(un1_cnt2_sn_N_10_mux),
	.F(led_c[1])
);
defparam \led[1] .INIT=16'h5F3F;
// @6:138
  LUT4 \led[0]  (
	.I0(N_91),
	.I1(N_97),
	.I2(rst_n_c),
	.I3(un1_cnt2_sn_N_10_mux),
	.F(led_c[0])
);
defparam \led[0] .INIT=16'h5F3F;
// @5:180
  LUT3 \debug_RNO[3]  (
	.I0(_sck[0]),
	.I1(debug26),
	.I2(state[0]),
	.F(N_14_i)
);
defparam \debug_RNO[3] .INIT=8'h40;
// @5:180
  LUT4 \_mosi_RNO[0]  (
	.I0(N_75),
	.I1(N_150),
	.I2(shift_reg_tx[7]),
	.I3(state[0]),
	.F(N_148_i)
);
defparam \_mosi_RNO[0] .INIT=16'h3100;
// @6:42
  LUT2 \cnt_3[24]  (
	.I0(un3_cnt_s_24_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_18)
);
defparam \cnt_3[24] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[16]  (
	.I0(un3_cnt_cry_16_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_10)
);
defparam \cnt_3[16] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[6]  (
	.I0(un3_cnt_cry_6_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_0)
);
defparam \cnt_3[6] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[11]  (
	.I0(un3_cnt_cry_11_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_5)
);
defparam \cnt_3[11] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[12]  (
	.I0(un3_cnt_cry_12_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_6)
);
defparam \cnt_3[12] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[13]  (
	.I0(un3_cnt_cry_13_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_7)
);
defparam \cnt_3[13] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[14]  (
	.I0(un3_cnt_cry_14_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_8)
);
defparam \cnt_3[14] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[18]  (
	.I0(un3_cnt_cry_18_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_12)
);
defparam \cnt_3[18] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[19]  (
	.I0(un3_cnt_cry_19_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_13)
);
defparam \cnt_3[19] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[20]  (
	.I0(un3_cnt_cry_20_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_14)
);
defparam \cnt_3[20] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[21]  (
	.I0(un3_cnt_cry_21_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_15)
);
defparam \cnt_3[21] .INIT=4'h2;
// @6:42
  LUT2 \cnt_3[22]  (
	.I0(un3_cnt_cry_22_0_SUM),
	.I1(clk_led4_1z),
	.F(cnt_3_16)
);
defparam \cnt_3[22] .INIT=4'h2;
// @6:210
  LUT4 un1_debug_waiting_for_step_time5_2_1_a3 (
	.I0(charreceived[0]),
	.I1(elapsed_time10),
	.I2(internal_state_machine_0),
	.I3(wait_spi_0),
	.F(N_34)
);
defparam un1_debug_waiting_for_step_time5_2_1_a3.INIT=16'h2030;
// @6:219
  LUT3 repeat_count_0_sqmuxa_0_a3 (
	.I0(debug_waiting_for_step_time5),
	.I1(encoded_step_0),
	.I2(internal_state_machine_0),
	.F(repeat_count_1z)
);
defparam repeat_count_0_sqmuxa_0_a3.INIT=8'h04;
// @6:119
  LUT4 \un1_cnt2_5_am_cZ[1]  (
	.I0(debug_waiting_for_tx_data[0]),
	.I1(switches_c[0]),
	.I2(switches_c[2]),
	.I3(switches_c[3]),
	.F(un1_cnt2_5_am[1])
);
defparam \un1_cnt2_5_am_cZ[1] .INIT=16'h8B0F;
// @6:119
  LUT2 \un1_cnt2_5_bm_cZ[1]  (
	.I0(switches_c[3]),
	.I1(tm1637_dio_c),
	.F(un1_cnt2_5_bm[1])
);
defparam \un1_cnt2_5_bm_cZ[1] .INIT=4'h4;
// @6:119
  LUT4 \un1_cnt2_5[0]  (
	.I0(N_83),
	.I1(switches_c[3]),
	.I2(tm1637_dio_c),
	.I3(un1_cnt2_sn_N_12_mux),
	.F(N_94)
);
defparam \un1_cnt2_5[0] .INIT=16'hCFAA;
  LUT2 elapsed_time10_RNISK092 (
	.I0(elapsed_time10),
	.I1(encoded_step_38),
	.F(N_201)
);
defparam elapsed_time10_RNISK092.INIT=4'h7;
// @6:210
  LUT4 \un1_step_id_iv_i_o3[2]  (
	.I0(charreceived[0]),
	.I1(elapsed_time10),
	.I2(internal_state_machine_0),
	.I3(wait_spi_0),
	.F(N_29)
);
defparam \un1_step_id_iv_i_o3[2] .INIT=16'h7F3F;
// @6:79
  LUT3 \debug_RNO[2]  (
	.I0(_sck[0]),
	.I1(debug26),
	.I2(state[0]),
	.F(N_58)
);
defparam \debug_RNO[2] .INIT=8'hB0;
// @6:79
  LUT2 un1_prescdemux_NE_0_a4_0_RNIKFCR (
	.I0(N_66),
	.I1(state[0]),
	.F(N_57)
);
defparam un1_prescdemux_NE_0_a4_0_RNIKFCR.INIT=4'h4;
// @5:259
  LUT2 charreceivedp_1_sqmuxa_i_o2_0 (
	.I0(N_66),
	.I1(state[0]),
	.F(N_50)
);
defparam charreceivedp_1_sqmuxa_i_o2_0.INIT=4'h7;
// @6:160
  LUT4 \un1_debug_waiting_for_tx_data5_4_0_a2[0]  (
	.I0(N_75),
	.I1(debug26),
	.I2(state[0]),
	.I3(tx_buffer4),
	.F(N_63)
);
defparam \un1_debug_waiting_for_tx_data5_4_0_a2[0] .INIT=16'h3020;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27 (
	.I0(debug_waiting_for_step_time5lto27_14),
	.I1(debug_waiting_for_step_time5lto27_15),
	.I2(debug_waiting_for_step_time5lto27_20),
	.I3(debug_waiting_for_step_time5lto27_25),
	.F(debug_waiting_for_step_time5)
);
defparam debug_waiting_for_step_time5lto27.INIT=16'h8000;
// @6:210
  LUT3 charreceived_RNIG4LL (
	.I0(charreceived[0]),
	.I1(internal_state_machine_0),
	.I2(wait_spi_0),
	.F(N_202_i)
);
defparam charreceived_RNIG4LL.INIT=8'h73;
// @6:119
  LUT3 \un1_cnt2_5_am_cZ[3]  (
	.I0(debug_waiting_for_step_time_0),
	.I1(switches_c[0]),
	.I2(switches_c[3]),
	.F(un1_cnt2_5_am[3])
);
defparam \un1_cnt2_5_am_cZ[3] .INIT=8'hB3;
// @6:119
  LUT3 \un1_cnt2_5_bm_cZ[3]  (
	.I0(clk_led_i),
	.I1(_sck[0]),
	.I2(switches_c[3]),
	.F(un1_cnt2_5_bm[3])
);
defparam \un1_cnt2_5_bm_cZ[3] .INIT=8'hA3;
// @6:119
  LUT4 \un1_cnt2_5_am_cZ[2]  (
	.I0(debug_waiting_for_spi_0),
	.I1(switches_c[0]),
	.I2(switches_c[1]),
	.I3(switches_c[3]),
	.F(un1_cnt2_5_am[2])
);
defparam \un1_cnt2_5_am_cZ[2] .INIT=16'h8B0F;
// @6:119
  LUT3 \un1_cnt2_5_bm_cZ[2]  (
	.I0(clk_led_i),
	.I1(_sck[0]),
	.I2(switches_c[3]),
	.F(un1_cnt2_5_bm[2])
);
defparam \un1_cnt2_5_bm_cZ[2] .INIT=8'h5C;
// @5:211
  LUT3 \shift_reg_tx_9_cZ[1]  (
	.I0(N_48_0),
	.I1(state[0]),
	.I2(tx_buffer[0]),
	.F(shift_reg_tx_9[1])
);
defparam \shift_reg_tx_9_cZ[1] .INIT=8'hB8;
// @5:211
  LUT3 \shift_reg_tx_9_cZ[2]  (
	.I0(N_49),
	.I1(state[0]),
	.I2(tx_buffer[0]),
	.F(shift_reg_tx_9[2])
);
defparam \shift_reg_tx_9_cZ[2] .INIT=8'hB8;
// @5:211
  LUT3 \shift_reg_tx_9_cZ[3]  (
	.I0(N_50_0),
	.I1(state[0]),
	.I2(tx_buffer[0]),
	.F(shift_reg_tx_9[3])
);
defparam \shift_reg_tx_9_cZ[3] .INIT=8'hB8;
// @5:259
  LUT2 charreceivedp_1_sqmuxa_i_o2 (
	.I0(_sck[0]),
	.I1(debug26),
	.F(N_43)
);
defparam charreceivedp_1_sqmuxa_i_o2.INIT=4'hE;
// @5:259
  LUT4 un1_prescdemux_NE_0_a4_0 (
	.I0(_mode_21),
	.I1(_prescaller[0]),
	.I2(prescaller_cnt[1]),
	.I3(un1_prescdemux_NE_0_a4_0_5),
	.F(N_66)
);
defparam un1_prescdemux_NE_0_a4_0.INIT=16'hD200;
// @6:79
  LUT3 \_mosi_RNO_1[0]  (
	.I0(N_75),
	.I1(debug26),
	.I2(shift_reg_tx[0]),
	.F(N_150)
);
defparam \_mosi_RNO_1[0] .INIT=8'h04;
// @6:264
  LUT4 elapsed_time10_cZ (
	.I0(elapsed_time10_7),
	.I1(elapsed_time10_8),
	.I2(elapsed_time10_9),
	.I3(elapsed_time10_10),
	.F(elapsed_time10)
);
defparam elapsed_time10_cZ.INIT=16'hFFFE;
// @6:42
  LUT4 clk_led4_22_cZ (
	.I0(clk_led4_13),
	.I1(clk_led4_14),
	.I2(clk_led4_15),
	.I3(clk_led4_16),
	.F(clk_led4_22)
);
defparam clk_led4_22_cZ.INIT=16'h8000;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_25_cZ (
	.I0(debug_waiting_for_step_time5lto27_16),
	.I1(debug_waiting_for_step_time5lto27_17),
	.I2(debug_waiting_for_step_time5lto27_18),
	.I3(debug_waiting_for_step_time5lto27_19),
	.F(debug_waiting_for_step_time5lto27_25)
);
defparam debug_waiting_for_step_time5lto27_25_cZ.INIT=16'h8000;
// @5:211
  LUT4 \shift_reg_tx_9_cZ[0]  (
	.I0(N_75),
	.I1(shift_reg_tx[1]),
	.I2(state[0]),
	.I3(tx_buffer[0]),
	.F(shift_reg_tx_9[0])
);
defparam \shift_reg_tx_9_cZ[0] .INIT=16'hEFE0;
// @5:211
  LUT4 \shift_reg_tx_9_cZ[7]  (
	.I0(N_75),
	.I1(shift_reg_tx[6]),
	.I2(state[0]),
	.I3(tx_buffer[0]),
	.F(shift_reg_tx_9[7])
);
defparam \shift_reg_tx_9_cZ[7] .INIT=16'h8F80;
// @5:211
  LUT4 \shift_reg_tx_9_cZ[4]  (
	.I0(N_75),
	.I1(shift_reg_tx[3]),
	.I2(shift_reg_tx[5]),
	.I3(state[0]),
	.F(shift_reg_tx_9[4])
);
defparam \shift_reg_tx_9_cZ[4] .INIT=16'hD800;
// @5:211
  LUT4 \shift_reg_tx_9_cZ[5]  (
	.I0(N_75),
	.I1(shift_reg_tx[4]),
	.I2(shift_reg_tx[6]),
	.I3(state[0]),
	.F(shift_reg_tx_9[5])
);
defparam \shift_reg_tx_9_cZ[5] .INIT=16'hD800;
// @5:211
  LUT4 \shift_reg_tx_9_cZ[6]  (
	.I0(N_75),
	.I1(shift_reg_tx[5]),
	.I2(shift_reg_tx[7]),
	.I3(state[0]),
	.F(shift_reg_tx_9[6])
);
defparam \shift_reg_tx_9_cZ[6] .INIT=16'hD800;
// @5:211
  LUT4 \_prescaller_5_i_m2[0]  (
	.I0(N_48),
	.I1(_mode_21),
	.I2(_prescaller[0]),
	.I3(prescallerbuff[0]),
	.F(N_54)
);
defparam \_prescaller_5_i_m2[0] .INIT=16'hF7A2;
// @5:180
  LUT2 debug_waiting_for_tx_data5_RNILJ8F (
	.I0(state[0]),
	.I1(tx_buffer4),
	.F(N_59_i)
);
defparam debug_waiting_for_tx_data5_RNILJ8F.INIT=4'hE;
// @6:160
  LUT2 charreceived_RNINU6K (
	.I0(charreceived[0]),
	.I1(wait_spi_0),
	.F(N_24_i)
);
defparam charreceived_RNINU6K.INIT=4'h4;
// @6:197
  LUT4 \SUM_cZ[3]  (
	.I0(cnt2[0]),
	.I1(cnt2[1]),
	.I2(cnt2[2]),
	.I3(cnt2[3]),
	.F(SUM[3])
);
defparam \SUM_cZ[3] .INIT=16'h7F80;
// @6:119
  LUT3 \un1_cnt2_4_am_cZ[3]  (
	.I0(spi_debug[3]),
	.I1(spi_debug_bit_num[3]),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_am[3])
);
defparam \un1_cnt2_4_am_cZ[3] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_bm_cZ[3]  (
	.I0(cnt2[3]),
	.I1(step_id_3),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_bm[3])
);
defparam \un1_cnt2_4_bm_cZ[3] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_am_cZ[2]  (
	.I0(spi_debug[2]),
	.I1(spi_debug_bit_num[2]),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_am[2])
);
defparam \un1_cnt2_4_am_cZ[2] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_bm_cZ[2]  (
	.I0(cnt2[2]),
	.I1(step_id_2),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_bm[2])
);
defparam \un1_cnt2_4_bm_cZ[2] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_am_cZ[1]  (
	.I0(spi_debug[1]),
	.I1(spi_debug_bit_num[1]),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_am[1])
);
defparam \un1_cnt2_4_am_cZ[1] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_bm_cZ[1]  (
	.I0(cnt2[1]),
	.I1(step_id_1),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_bm[1])
);
defparam \un1_cnt2_4_bm_cZ[1] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_am_cZ[0]  (
	.I0(spi_debug[0]),
	.I1(spi_debug_bit_num[0]),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_am[0])
);
defparam \un1_cnt2_4_am_cZ[0] .INIT=8'hAC;
// @6:119
  LUT3 \un1_cnt2_4_bm_cZ[0]  (
	.I0(cnt2[0]),
	.I1(step_id_0),
	.I2(switches_c[3]),
	.F(un1_cnt2_4_bm[0])
);
defparam \un1_cnt2_4_bm_cZ[0] .INIT=8'hAC;
// @5:365
  LUT3 mosi (
	.I0(N_75),
	.I1(_mosi[0]),
	.I2(ss),
	.F(tm1637_dio_c)
);
defparam mosi.INIT=8'hEC;
// @5:259
  LUT4 un1_prescdemux_NE_0_a4_0_5_cZ (
	.I0(prescaller_cnt[3]),
	.I1(prescaller_cnt[5]),
	.I2(prescaller_cnt[7]),
	.I3(un1_prescdemux_NE_0_a4_0_4),
	.F(un1_prescdemux_NE_0_a4_0_5)
);
defparam un1_prescdemux_NE_0_a4_0_5_cZ.INIT=16'h0100;
// @6:119
  LUT3 \un1_cnt2_3[0]  (
	.I0(debug_waiting_for_prescaller[0]),
	.I1(switches_c[0]),
	.I2(switches_c[3]),
	.F(N_83)
);
defparam \un1_cnt2_3[0] .INIT=8'h8F;
// @5:211
  LUT3 \shift_reg_tx_9_0[1]  (
	.I0(N_75),
	.I1(shift_reg_tx[0]),
	.I2(shift_reg_tx[2]),
	.F(N_48_0)
);
defparam \shift_reg_tx_9_0[1] .INIT=8'hD8;
// @5:211
  LUT3 \shift_reg_tx_9_0[2]  (
	.I0(N_75),
	.I1(shift_reg_tx[1]),
	.I2(shift_reg_tx[3]),
	.F(N_49)
);
defparam \shift_reg_tx_9_0[2] .INIT=8'hD8;
// @5:211
  LUT3 \shift_reg_tx_9_0[3]  (
	.I0(N_75),
	.I1(shift_reg_tx[2]),
	.I2(shift_reg_tx[4]),
	.F(N_50_0)
);
defparam \shift_reg_tx_9_0[3] .INIT=8'hD8;
// @6:197
  LUT3 \SUM_cZ[2]  (
	.I0(cnt2[0]),
	.I1(cnt2[1]),
	.I2(cnt2[2]),
	.F(SUM[2])
);
defparam \SUM_cZ[2] .INIT=8'h78;
// @5:292
  LUT4 debug25_NE_1_cZ (
	.I0(_sck[1]),
	.I1(_sck[2]),
	.I2(_sck[3]),
	.I3(_sck[4]),
	.F(debug25_NE_1)
);
defparam debug25_NE_1_cZ.INIT=16'hF9FF;
// @6:264
  LUT3 elapsed_time10_7_cZ (
	.I0(repeat_count[1]),
	.I1(repeat_count[12]),
	.I2(repeat_count[13]),
	.F(elapsed_time10_7)
);
defparam elapsed_time10_7_cZ.INIT=8'hFE;
// @6:264
  LUT4 elapsed_time10_8_cZ (
	.I0(repeat_count[8]),
	.I1(repeat_count[10]),
	.I2(repeat_count[11]),
	.I3(repeat_count[14]),
	.F(elapsed_time10_8)
);
defparam elapsed_time10_8_cZ.INIT=16'hFFFE;
// @6:264
  LUT4 elapsed_time10_9_cZ (
	.I0(repeat_count[4]),
	.I1(repeat_count[6]),
	.I2(repeat_count[7]),
	.I3(repeat_count[9]),
	.F(elapsed_time10_9)
);
defparam elapsed_time10_9_cZ.INIT=16'hFFFE;
// @6:264
  LUT4 elapsed_time10_10_cZ (
	.I0(repeat_count[0]),
	.I1(repeat_count[2]),
	.I2(repeat_count[3]),
	.I3(repeat_count[5]),
	.F(elapsed_time10_10)
);
defparam elapsed_time10_10_cZ.INIT=16'hFFFE;
// @5:259
  LUT4 un1_prescdemux_NE_0_a4_0_4_cZ (
	.I0(prescaller_cnt[0]),
	.I1(prescaller_cnt[2]),
	.I2(prescaller_cnt[4]),
	.I3(prescaller_cnt[6]),
	.F(un1_prescdemux_NE_0_a4_0_4)
);
defparam un1_prescdemux_NE_0_a4_0_4_cZ.INIT=16'h0002;
// @6:42
  LUT4 clk_led4_13_cZ (
	.I0(cnt[8]),
	.I1(cnt[9]),
	.I2(cnt[10]),
	.I3(cnt[15]),
	.F(clk_led4_13)
);
defparam clk_led4_13_cZ.INIT=16'h0001;
// @6:42
  LUT4 clk_led4_14_cZ (
	.I0(cnt[6]),
	.I1(cnt[7]),
	.I2(cnt[22]),
	.I3(cnt[24]),
	.F(clk_led4_14)
);
defparam clk_led4_14_cZ.INIT=16'h1000;
// @6:42
  LUT4 clk_led4_15_cZ (
	.I0(cnt[18]),
	.I1(cnt[19]),
	.I2(cnt[20]),
	.I3(cnt[21]),
	.F(clk_led4_15)
);
defparam clk_led4_15_cZ.INIT=16'h8000;
// @6:42
  LUT4 clk_led4_16_cZ (
	.I0(cnt[12]),
	.I1(cnt[13]),
	.I2(cnt[14]),
	.I3(cnt[16]),
	.F(clk_led4_16)
);
defparam clk_led4_16_cZ.INIT=16'h8000;
// @6:42
  LUT4 clk_led4_17_cZ (
	.I0(cnt[3]),
	.I1(cnt[4]),
	.I2(cnt[5]),
	.I3(cnt[11]),
	.F(clk_led4_17)
);
defparam clk_led4_17_cZ.INIT=16'h8000;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_14_cZ (
	.I0(elapsed_time[20]),
	.I1(elapsed_time[21]),
	.I2(elapsed_time[22]),
	.I3(elapsed_time[23]),
	.F(debug_waiting_for_step_time5lto27_14)
);
defparam debug_waiting_for_step_time5lto27_14_cZ.INIT=16'h0001;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_15_cZ (
	.I0(elapsed_time[16]),
	.I1(elapsed_time[17]),
	.I2(elapsed_time[18]),
	.I3(elapsed_time[19]),
	.F(debug_waiting_for_step_time5lto27_15)
);
defparam debug_waiting_for_step_time5lto27_15_cZ.INIT=16'h0001;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_16_cZ (
	.I0(elapsed_time[24]),
	.I1(elapsed_time[25]),
	.I2(elapsed_time[26]),
	.I3(elapsed_time[27]),
	.F(debug_waiting_for_step_time5lto27_16)
);
defparam debug_waiting_for_step_time5lto27_16_cZ.INIT=16'h0001;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_17_cZ (
	.I0(elapsed_time[12]),
	.I1(elapsed_time[13]),
	.I2(elapsed_time[14]),
	.I3(elapsed_time[15]),
	.F(debug_waiting_for_step_time5lto27_17)
);
defparam debug_waiting_for_step_time5lto27_17_cZ.INIT=16'h0001;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_18_cZ (
	.I0(elapsed_time[8]),
	.I1(elapsed_time[9]),
	.I2(elapsed_time[10]),
	.I3(elapsed_time[11]),
	.F(debug_waiting_for_step_time5lto27_18)
);
defparam debug_waiting_for_step_time5lto27_18_cZ.INIT=16'h0001;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_19_cZ (
	.I0(elapsed_time[4]),
	.I1(elapsed_time[5]),
	.I2(elapsed_time[6]),
	.I3(elapsed_time[7]),
	.F(debug_waiting_for_step_time5lto27_19)
);
defparam debug_waiting_for_step_time5lto27_19_cZ.INIT=16'h0001;
// @6:210
  LUT4 debug_waiting_for_step_time5lto27_20_cZ (
	.I0(elapsed_time[0]),
	.I1(elapsed_time[1]),
	.I2(elapsed_time[2]),
	.I3(elapsed_time[3]),
	.F(debug_waiting_for_step_time5lto27_20)
);
defparam debug_waiting_for_step_time5lto27_20_cZ.INIT=16'h0001;
// @5:373
  LUT2 charreceived_cZ (
	.I0(charreceivedn[0]),
	.I1(charreceivedp[0]),
	.F(charreceived[0])
);
defparam charreceived_cZ.INIT=4'h6;
// @6:197
  LUT2 \SUM_cZ[1]  (
	.I0(cnt2[0]),
	.I1(cnt2[1]),
	.F(SUM[1])
);
defparam \SUM_cZ[1] .INIT=4'h6;
// @6:123
  LUT2 un1_cnt2_sn_m8_e (
	.I0(switches_c[0]),
	.I1(switches_c[1]),
	.F(un1_cnt2_sn_N_10_mux)
);
defparam un1_cnt2_sn_m8_e.INIT=4'h8;
// @6:129
  LUT2 un1_cnt2_sn_m6 (
	.I0(switches_c[0]),
	.I1(switches_c[2]),
	.F(un1_cnt2_sn_N_12_mux)
);
defparam un1_cnt2_sn_m6.INIT=4'h8;
// @6:79
  LUT2 \_diomode_RNI2MLB[0]  (
	.I0(_diomode[0]),
	.I1(_mode_21),
	.F(N_75)
);
defparam \_diomode_RNI2MLB[0] .INIT=4'h4;
// @5:214
  LUT2 debug_waiting_for_tx_data5 (
	.I0(tx_buffer_fulln[0]),
	.I1(tx_buffer_fullp[0]),
	.F(tx_buffer4)
);
defparam debug_waiting_for_tx_data5.INIT=4'h6;
// @6:42
  LUT4 clk_led4_1_cZ (
	.I0(cnt[0]),
	.I1(cnt[1]),
	.I2(cnt[2]),
	.I3(cnt[17]),
	.F(clk_led4_1)
);
defparam clk_led4_1_cZ.INIT=16'h0080;
// @6:42
  LUT4 clk_led4 (
	.I0(cnt[23]),
	.I1(clk_led4_1),
	.I2(clk_led4_17),
	.I3(clk_led4_22),
	.F(clk_led4_1z)
);
defparam clk_led4.INIT=16'h4000;
// @5:292
  LUT4 debug25_NE (
	.I0(_diomode[0]),
	.I1(_mode_21),
	.I2(_sck[2]),
	.I3(debug25_NE_1),
	.F(debug26)
);
defparam debug25_NE.INIT=16'hFF4B;
// @6:160
  LUT4 \un1_debug_waiting_for_tx_data5_9_0_m2_cZ[0]  (
	.I0(N_66),
	.I1(state[0]),
	.I2(tx_buffer_fulln[0]),
	.I3(tx_buffer_fullp[0]),
	.F(un1_debug_waiting_for_tx_data5_9_0_m2[0])
);
defparam \un1_debug_waiting_for_tx_data5_9_0_m2_cZ[0] .INIT=16'h7447;
// @5:211
  LUT3 \debug_8_i_0_o2[0]  (
	.I0(state[0]),
	.I1(tx_buffer_fulln[0]),
	.I2(tx_buffer_fullp[0]),
	.F(N_48)
);
defparam \debug_8_i_0_o2[0] .INIT=8'hEB;
// @5:211
  LUT3 \tx_buffer_fulln_RNI3AK91[0]  (
	.I0(state[0]),
	.I1(tx_buffer_fulln[0]),
	.I2(tx_buffer_fullp[0]),
	.F(N_48_i)
);
defparam \tx_buffer_fulln_RNI3AK91[0] .INIT=8'h14;
// @5:259
  LUT3 charreceivedp_1_sqmuxa_i_1 (
	.I0(N_50),
	.I1(_sck[0]),
	.I2(debug26),
	.F(N_11_1)
);
defparam charreceivedp_1_sqmuxa_i_1.INIT=8'hFE;
// @5:180
  LUT4 \state_RNO[0]  (
	.I0(_sck[0]),
	.I1(debug26),
	.I2(state[0]),
	.I3(un1_debug_waiting_for_tx_data5_9_0_m2[0]),
	.F(un1_debug_waiting_for_tx_data5_5_i[0])
);
defparam \state_RNO[0] .INIT=16'h001F;
// @5:180
  LUT4 \debug_RNO[1]  (
	.I0(_sck[0]),
	.I1(debug26),
	.I2(state[0]),
	.I3(tx_buffer4),
	.F(N_60_i)
);
defparam \debug_RNO[1] .INIT=16'h0F1F;
// @5:180
  LUT4 \tx_buffer_fulln_RNI4VSN1[0]  (
	.I0(N_66),
	.I1(state[0]),
	.I2(tx_buffer_fulln[0]),
	.I3(tx_buffer_fullp[0]),
	.F(un1_debug_waiting_for_tx_data5_1_i[0])
);
defparam \tx_buffer_fulln_RNI4VSN1[0] .INIT=16'h8BB8;
// @5:269
  LUT4 un1__sck_ac0_1 (
	.I0(N_66),
	.I1(_sck[0]),
	.I2(_sck[1]),
	.I3(state[0]),
	.F(un1__sck_c2)
);
defparam un1__sck_ac0_1.INIT=16'h8000;
// @5:269
  LUT3 un1__sck_axbxc3_cZ (
	.I0(_sck[2]),
	.I1(_sck[3]),
	.I2(un1__sck_c2),
	.F(un1__sck_axbxc3)
);
defparam un1__sck_axbxc3_cZ.INIT=8'h6C;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[0]  (
	.I0(N_57),
	.I1(prescaller_cnt[0]),
	.F(prescaller_cnt_cry_0_RNO[0])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[1]  (
	.I0(N_57),
	.I1(prescaller_cnt[1]),
	.F(prescaller_cnt_cry_0_RNO[1])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[2]  (
	.I0(N_57),
	.I1(prescaller_cnt[2]),
	.F(prescaller_cnt_cry_0_RNO[2])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[3]  (
	.I0(N_57),
	.I1(prescaller_cnt[3]),
	.F(prescaller_cnt_cry_0_RNO[3])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[4]  (
	.I0(N_57),
	.I1(prescaller_cnt[4]),
	.F(prescaller_cnt_cry_0_RNO[4])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[5]  (
	.I0(N_57),
	.I1(prescaller_cnt[5]),
	.F(prescaller_cnt_cry_0_RNO[5])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[6]  (
	.I0(N_57),
	.I1(prescaller_cnt[6]),
	.F(prescaller_cnt_cry_0_RNO[6])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
// @5:180
  LUT2 \prescaller_cnt_qxu_cZ[7]  (
	.I0(N_57),
	.I1(prescaller_cnt[7]),
	.F(prescaller_cnt_qxu[7])
);
defparam \prescaller_cnt_qxu_cZ[7] .INIT=4'h8;
// @5:180
  DFFS \_diomode_Z[0]  (
	.Q(_diomode[0]),
	.D(N_48_i),
	.CLK(clk_led),
	.SET(N_75_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[7]  (
	.Q(prescaller_cnt[7]),
	.D(prescaller_cnt_s[7]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[6]  (
	.Q(prescaller_cnt[6]),
	.D(prescaller_cnt_s[6]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[5]  (
	.Q(prescaller_cnt[5]),
	.D(prescaller_cnt_s[5]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[4]  (
	.Q(prescaller_cnt[4]),
	.D(prescaller_cnt_s[4]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[3]  (
	.Q(prescaller_cnt[3]),
	.D(prescaller_cnt_s[3]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[2]  (
	.Q(prescaller_cnt[2]),
	.D(prescaller_cnt_s[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[1]  (
	.Q(prescaller_cnt[1]),
	.D(prescaller_cnt_s[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFFCE \prescaller_cnt_Z[0]  (
	.Q(prescaller_cnt[0]),
	.D(prescaller_cnt_s[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_59_i)
);
// @5:180
  DFF \_prescaller_Z[0]  (
	.Q(_prescaller[0]),
	.D(N_54),
	.CLK(clk_led)
);
// @6:79
  DFFC _mode_21_Z (
	.Q(_mode_21),
	.D(VCC),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @5:180
  DFFC \_sck_Z[4]  (
	.Q(_sck[4]),
	.D(_sck_6[4]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @5:180
  DFFC \_sck_Z[3]  (
	.Q(_sck[3]),
	.D(un1__sck_axbxc3),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @5:180
  DFFC \_sck_Z[2]  (
	.Q(_sck[2]),
	.D(_sck_6[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @5:180
  DFFC \_sck_Z[1]  (
	.Q(_sck[1]),
	.D(_sck_6[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @5:180
  DFFC \_sck_Z[0]  (
	.Q(_sck[0]),
	.D(_sck_6[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @5:331
  DFFCE \charreceivedn_Z[0]  (
	.Q(charreceivedn[0]),
	.D(charreceivedn_i[0]),
	.CLK(rd_spi_0),
	.CLEAR(rst_n_c_i),
	.CE(charreceived[0])
);
// @5:180
  DFFCE debug_waiting_for_tx_data_Z (
	.Q(debug_waiting_for_tx_data[0]),
	.D(tx_buffer4_i),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(state_i[0])
);
// @5:180
  DFFCE \tx_buffer_fulln_Z[0]  (
	.Q(tx_buffer_fulln[0]),
	.D(tx_buffer_fulln_i[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_48_i)
);
// @5:69
  DFFCE \tx_buffer_fullp_Z[0]  (
	.Q(tx_buffer_fullp[0]),
	.D(tx_buffer_fullp_i[0]),
	.CLK(wr_spi_0),
	.CLEAR(rst_n_c_i),
	.CE(tx_buffer4_i)
);
// @5:69
  DFFCE \prescallerbuff_Z[0]  (
	.Q(prescallerbuff[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CLEAR(rst_n_c_i),
	.CE(tx_buffer4_i)
);
// @5:180
  DFFCE \charreceivedp_Z[0]  (
	.Q(charreceivedp[0]),
	.D(charreceivedp_i[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_11_i)
);
// @5:180
  DFFCE \state_Z[0]  (
	.Q(state[0]),
	.D(state_i[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_5_i[0])
);
// @5:180
  DFFPE \_mosi_Z[0]  (
	.Q(_mosi[0]),
	.D(N_148_i),
	.CLK(clk_led),
	.PRESET(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_4_i[0])
);
// @5:180
  DFFPE ss_Z (
	.Q(ss),
	.D(tx_buffer4_i),
	.CLK(clk_led),
	.PRESET(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_3_i[0])
);
// @5:180
  DFFCE debug_waiting_for_prescaller_Z (
	.Q(debug_waiting_for_prescaller[0]),
	.D(N_66_i),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(state[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[7]  (
	.Q(shift_reg_tx[7]),
	.D(shift_reg_tx_9[7]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[6]  (
	.Q(shift_reg_tx[6]),
	.D(shift_reg_tx_9[6]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[5]  (
	.Q(shift_reg_tx[5]),
	.D(shift_reg_tx_9[5]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[4]  (
	.Q(shift_reg_tx[4]),
	.D(shift_reg_tx_9[4]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[3]  (
	.Q(shift_reg_tx[3]),
	.D(shift_reg_tx_9[3]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[2]  (
	.Q(shift_reg_tx[2]),
	.D(shift_reg_tx_9[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[1]  (
	.Q(shift_reg_tx[1]),
	.D(shift_reg_tx_9[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \shift_reg_tx_Z[0]  (
	.Q(shift_reg_tx[0]),
	.D(shift_reg_tx_9[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_9_i[0])
);
// @5:180
  DFFCE \debug_Z[3]  (
	.Q(spi_debug[3]),
	.D(N_14_i),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_1_i[0])
);
// @5:180
  DFFCE \debug_Z[2]  (
	.Q(spi_debug[2]),
	.D(N_58),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_1_i[0])
);
// @5:180
  DFFCE \debug_Z[1]  (
	.Q(spi_debug[1]),
	.D(N_60_i),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_1_i[0])
);
// @5:180
  DFFPE \debug_Z[0]  (
	.Q(spi_debug[0]),
	.D(N_28_i),
	.CLK(clk_led),
	.PRESET(rst_n_c_i),
	.CE(un1_debug_waiting_for_tx_data5_1_i[0])
);
// @5:180
  DFFCE \debug_bit_num_Z[3]  (
	.Q(spi_debug_bit_num[3]),
	.D(_sck[4]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_30_i)
);
// @5:180
  DFFCE \debug_bit_num_Z[2]  (
	.Q(spi_debug_bit_num[2]),
	.D(_sck[3]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_30_i)
);
// @5:180
  DFFCE \debug_bit_num_Z[1]  (
	.Q(spi_debug_bit_num[1]),
	.D(_sck[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_30_i)
);
// @5:180
  DFFCE \debug_bit_num_Z[0]  (
	.Q(spi_debug_bit_num[0]),
	.D(_sck[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_30_i)
);
// @5:61
  DFFE \tx_buffer_Z[0]  (
	.Q(tx_buffer[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CE(tx_buffer4_i)
);
// @5:180
  ALU \prescaller_cnt_s_0[7]  (
	.CIN(prescaller_cnt_cry[6]),
	.I0(prescaller_cnt_qxu[7]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_s_0_COUT[7]),
	.SUM(prescaller_cnt_s[7])
);
defparam \prescaller_cnt_s_0[7] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[6]  (
	.CIN(prescaller_cnt_cry[5]),
	.I0(prescaller_cnt_cry_0_RNO[6]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[6]),
	.SUM(prescaller_cnt_s[6])
);
defparam \prescaller_cnt_cry_0[6] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[5]  (
	.CIN(prescaller_cnt_cry[4]),
	.I0(prescaller_cnt_cry_0_RNO[5]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[5]),
	.SUM(prescaller_cnt_s[5])
);
defparam \prescaller_cnt_cry_0[5] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[4]  (
	.CIN(prescaller_cnt_cry[3]),
	.I0(prescaller_cnt_cry_0_RNO[4]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[4]),
	.SUM(prescaller_cnt_s[4])
);
defparam \prescaller_cnt_cry_0[4] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[3]  (
	.CIN(prescaller_cnt_cry[2]),
	.I0(prescaller_cnt_cry_0_RNO[3]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[3]),
	.SUM(prescaller_cnt_s[3])
);
defparam \prescaller_cnt_cry_0[3] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[2]  (
	.CIN(prescaller_cnt_cry[1]),
	.I0(prescaller_cnt_cry_0_RNO[2]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[2]),
	.SUM(prescaller_cnt_s[2])
);
defparam \prescaller_cnt_cry_0[2] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[1]  (
	.CIN(prescaller_cnt_cry[0]),
	.I0(prescaller_cnt_cry_0_RNO[1]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[1]),
	.SUM(prescaller_cnt_s[1])
);
defparam \prescaller_cnt_cry_0[1] .ALU_MODE=0;
// @5:180
  ALU \prescaller_cnt_cry_0[0]  (
	.CIN(N_57),
	.I0(prescaller_cnt_cry_0_RNO[0]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[0]),
	.SUM(prescaller_cnt_s[0])
);
defparam \prescaller_cnt_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* spi_master_8s_8s_0_1 */

module demo (
  clk_50M,
  rst_n,
  tm1637_clk,
  tm1637_dio,
  tm1637_clk_drain,
  tm1637_dio_drain,
  tm1637_vcc,
  led,
  switches
)
;
input clk_50M ;
input rst_n ;
output tm1637_clk ;
output tm1637_dio ;
output tm1637_clk_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_dio_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_vcc ;
output [3:0] led ;
input [3:0] switches ;
wire clk_50M ;
wire rst_n ;
wire tm1637_clk ;
wire tm1637_dio ;
wire tm1637_clk_drain ;
wire tm1637_dio_drain ;
wire tm1637_vcc ;
wire [6:0] step_id;
wire [0:0] wr_spi;
wire [0:0] rd_spi;
wire [24:0] cnt;
wire [0:0] wait_spi;
wire [0:0] internal_state_machine;
wire [14:0] repeat_count;
wire [3:0] cnt2;
wire [27:0] elapsed_time;
wire [0:0] debug_waiting_for_step_time;
wire [0:0] debug_waiting_for_spi;
wire [27:0] saved_elapsed_time;
wire [24:6] cnt_3;
wire [27:0] elapsed_time_11;
wire [3:1] SUM;
wire [3:0] switches_c;
wire [3:0] led_c;
wire [7:7] encoded_step_i;
wire [0:0] cnt2_i;
wire [45:0] encoded_step;
wire [13:0] repeat_count_cry;
wire [14:0] repeat_count_s;
wire [14:14] repeat_count_qxu;
wire [13:0] repeat_count_cry_0_RNO;
wire [14:14] repeat_count_s_0_COUT;
wire VCC ;
wire un1_step_id_1_cry_0_0_SUM ;
wire un1_step_id_1_cry_1_0_SUM ;
wire un1_step_id_1_cry_2_0_SUM ;
wire un1_step_id_1_cry_3_0_SUM ;
wire un1_step_id_1_cry_4_0_SUM ;
wire un1_step_id_1_cry_5_0_SUM ;
wire un1_step_id_1_s_6_0_SUM ;
wire clk_led ;
wire GND ;
wire clk_led4 ;
wire debug_waiting_for_step_time5 ;
wire repeat_count_scalar ;
wire N_10 ;
wire N_22 ;
wire clk_50M_c ;
wire rst_n_c ;
wire N_49_i ;
wire tm1637_dio_c ;
wire N_29 ;
wire un3_cnt_cry_0_0_SUM ;
wire un3_cnt_cry_1_0_SUM ;
wire un3_cnt_cry_2_0_SUM ;
wire un3_cnt_cry_3_0_SUM ;
wire un3_cnt_cry_4_0_SUM ;
wire un3_cnt_cry_5_0_SUM ;
wire un3_cnt_cry_6_0_SUM ;
wire un3_cnt_cry_7_0_SUM ;
wire un3_cnt_cry_8_0_SUM ;
wire un3_cnt_cry_9_0_SUM ;
wire un3_cnt_cry_10_0_SUM ;
wire un3_cnt_cry_11_0_SUM ;
wire un3_cnt_cry_12_0_SUM ;
wire un3_cnt_cry_13_0_SUM ;
wire un3_cnt_cry_14_0_SUM ;
wire un3_cnt_cry_15_0_SUM ;
wire un3_cnt_cry_16_0_SUM ;
wire un3_cnt_cry_17_0_SUM ;
wire un3_cnt_cry_18_0_SUM ;
wire un3_cnt_cry_19_0_SUM ;
wire un3_cnt_cry_20_0_SUM ;
wire un3_cnt_cry_21_0_SUM ;
wire un3_cnt_cry_22_0_SUM ;
wire un3_cnt_cry_23_0_SUM ;
wire un3_cnt_s_24_0_SUM ;
wire un3_cnt_cry_0 ;
wire un3_cnt_cry_1 ;
wire un3_cnt_cry_2 ;
wire un3_cnt_cry_3 ;
wire un3_cnt_cry_4 ;
wire un3_cnt_cry_5 ;
wire un3_cnt_cry_6 ;
wire un3_cnt_cry_7 ;
wire un3_cnt_cry_8 ;
wire un3_cnt_cry_9 ;
wire un3_cnt_cry_10 ;
wire un3_cnt_cry_11 ;
wire un3_cnt_cry_12 ;
wire un3_cnt_cry_13 ;
wire un3_cnt_cry_14 ;
wire un3_cnt_cry_15 ;
wire un3_cnt_cry_16 ;
wire un3_cnt_cry_17 ;
wire un3_cnt_cry_18 ;
wire un3_cnt_cry_19 ;
wire un3_cnt_cry_20 ;
wire un3_cnt_cry_21 ;
wire un3_cnt_cry_22 ;
wire un3_cnt_cry_23 ;
wire un2_elapsed_time_cry_0_0_SUM ;
wire un2_elapsed_time_cry_1_0_SUM ;
wire un2_elapsed_time_cry_2_0_SUM ;
wire un2_elapsed_time_cry_3_0_SUM ;
wire un2_elapsed_time_cry_4_0_SUM ;
wire un2_elapsed_time_cry_5_0_SUM ;
wire un2_elapsed_time_cry_6_0_SUM ;
wire un2_elapsed_time_cry_7_0_SUM ;
wire un2_elapsed_time_cry_8_0_SUM ;
wire un2_elapsed_time_cry_9_0_SUM ;
wire un2_elapsed_time_cry_10_0_SUM ;
wire un2_elapsed_time_cry_11_0_SUM ;
wire un2_elapsed_time_cry_12_0_SUM ;
wire un2_elapsed_time_cry_13_0_SUM ;
wire un2_elapsed_time_cry_14_0_SUM ;
wire un2_elapsed_time_cry_15_0_SUM ;
wire un2_elapsed_time_cry_16_0_SUM ;
wire un2_elapsed_time_cry_17_0_SUM ;
wire un2_elapsed_time_cry_18_0_SUM ;
wire un2_elapsed_time_cry_19_0_SUM ;
wire un2_elapsed_time_cry_20_0_SUM ;
wire un2_elapsed_time_cry_21_0_SUM ;
wire un2_elapsed_time_cry_22_0_SUM ;
wire un2_elapsed_time_cry_23_0_SUM ;
wire un2_elapsed_time_cry_24_0_SUM ;
wire un2_elapsed_time_cry_25_0_SUM ;
wire un2_elapsed_time_cry_26_0_SUM ;
wire un2_elapsed_time_s_27_0_SUM ;
wire un2_elapsed_time_cry_0 ;
wire un2_elapsed_time_cry_1 ;
wire un2_elapsed_time_cry_2 ;
wire un2_elapsed_time_cry_3 ;
wire un2_elapsed_time_cry_4 ;
wire un2_elapsed_time_cry_5 ;
wire un2_elapsed_time_cry_6 ;
wire un2_elapsed_time_cry_7 ;
wire un2_elapsed_time_cry_8 ;
wire un2_elapsed_time_cry_9 ;
wire un2_elapsed_time_cry_10 ;
wire un2_elapsed_time_cry_11 ;
wire un2_elapsed_time_cry_12 ;
wire un2_elapsed_time_cry_13 ;
wire un2_elapsed_time_cry_14 ;
wire un2_elapsed_time_cry_15 ;
wire un2_elapsed_time_cry_16 ;
wire un2_elapsed_time_cry_17 ;
wire un2_elapsed_time_cry_18 ;
wire un2_elapsed_time_cry_19 ;
wire un2_elapsed_time_cry_20 ;
wire un2_elapsed_time_cry_21 ;
wire un2_elapsed_time_cry_22 ;
wire un2_elapsed_time_cry_23 ;
wire un2_elapsed_time_cry_24 ;
wire un2_elapsed_time_cry_25 ;
wire un2_elapsed_time_cry_26 ;
wire un1_step_id_1_cry_0 ;
wire un1_step_id_1_cry_1 ;
wire un1_step_id_1_cry_2 ;
wire un1_step_id_1_cry_3 ;
wire un1_step_id_1_cry_4 ;
wire un1_step_id_1_cry_5 ;
wire un1_step_id_1_axb_6 ;
wire debug_waiting_for_step_time5_i ;
wire rst_n_c_i ;
wire N_202_i ;
wire N_18_i ;
wire clk_led_i_i ;
wire N_24_i ;
wire \oled_rom_init.dout_1_47_0_.N_240_mux  ;
wire un1_step_id_1_cry_2_0_RNO ;
wire un1_step_id_1_cry_3_0_RNO ;
wire un1_step_id_1_cry_4_0_RNO ;
wire un1_step_id_1_cry_5_0_RNO ;
wire un1_step_id_1_s_6_0_COUT ;
wire un2_elapsed_time_s_27_0_COUT ;
wire un3_cnt_s_24_0_COUT ;
  GSR GSR_INST (
	.GSRI(VCC)
);
// @6:138
  INV rst_n_ibuf_RNIBNDC (
	.I(rst_n_c),
	.O(rst_n_c_i)
);
// @6:160
  INV \cnt2_i_cZ[0]  (
	.I(cnt2[0]),
	.O(cnt2_i[0])
);
// @6:32
  INV clk_led_i_i_cZ (
	.I(clk_led),
	.O(clk_led_i_i)
);
  LUT2 \repeat_count_cry_0_RNO_cZ[0]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[0]),
	.F(repeat_count_cry_0_RNO[0])
);
defparam \repeat_count_cry_0_RNO_cZ[0] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[1]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[1]),
	.F(repeat_count_cry_0_RNO[1])
);
defparam \repeat_count_cry_0_RNO_cZ[1] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[2]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[2]),
	.F(repeat_count_cry_0_RNO[2])
);
defparam \repeat_count_cry_0_RNO_cZ[2] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[3]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[3]),
	.F(repeat_count_cry_0_RNO[3])
);
defparam \repeat_count_cry_0_RNO_cZ[3] .INIT=4'h4;
  LUT3 \repeat_count_cry_0_RNO_cZ[4]  (
	.I0(encoded_step[12]),
	.I1(repeat_count_scalar),
	.I2(repeat_count[4]),
	.F(repeat_count_cry_0_RNO[4])
);
defparam \repeat_count_cry_0_RNO_cZ[4] .INIT=8'hB8;
  LUT2 \repeat_count_cry_0_RNO_cZ[5]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[5]),
	.F(repeat_count_cry_0_RNO[5])
);
defparam \repeat_count_cry_0_RNO_cZ[5] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[6]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[6]),
	.F(repeat_count_cry_0_RNO[6])
);
defparam \repeat_count_cry_0_RNO_cZ[6] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[7]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[7]),
	.F(repeat_count_cry_0_RNO[7])
);
defparam \repeat_count_cry_0_RNO_cZ[7] .INIT=4'h4;
  LUT3 \repeat_count_cry_0_RNO_cZ[8]  (
	.I0(encoded_step[0]),
	.I1(repeat_count_scalar),
	.I2(repeat_count[8]),
	.F(repeat_count_cry_0_RNO[8])
);
defparam \repeat_count_cry_0_RNO_cZ[8] .INIT=8'hB8;
  LUT3 \repeat_count_cry_0_RNO_cZ[9]  (
	.I0(encoded_step[1]),
	.I1(repeat_count_scalar),
	.I2(repeat_count[9]),
	.F(repeat_count_cry_0_RNO[9])
);
defparam \repeat_count_cry_0_RNO_cZ[9] .INIT=8'hB8;
  LUT2 \repeat_count_cry_0_RNO_cZ[10]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[10]),
	.F(repeat_count_cry_0_RNO[10])
);
defparam \repeat_count_cry_0_RNO_cZ[10] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[11]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[11]),
	.F(repeat_count_cry_0_RNO[11])
);
defparam \repeat_count_cry_0_RNO_cZ[11] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[12]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[12]),
	.F(repeat_count_cry_0_RNO[12])
);
defparam \repeat_count_cry_0_RNO_cZ[12] .INIT=4'h4;
  LUT2 \repeat_count_cry_0_RNO_cZ[13]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[13]),
	.F(repeat_count_cry_0_RNO[13])
);
defparam \repeat_count_cry_0_RNO_cZ[13] .INIT=4'h4;
// @6:160
  LUT2 \repeat_count_qxu_cZ[14]  (
	.I0(repeat_count_scalar),
	.I1(repeat_count[14]),
	.F(repeat_count_qxu[14])
);
defparam \repeat_count_qxu_cZ[14] .INIT=4'hB;
  LUT2 un1_step_id_1_cry_2_0_RNO_cZ (
	.I0(N_29),
	.I1(encoded_step[45]),
	.F(un1_step_id_1_cry_2_0_RNO)
);
defparam un1_step_id_1_cry_2_0_RNO_cZ.INIT=4'h4;
  LUT2 un1_step_id_1_cry_3_0_RNO_cZ (
	.I0(N_29),
	.I1(encoded_step[45]),
	.F(un1_step_id_1_cry_3_0_RNO)
);
defparam un1_step_id_1_cry_3_0_RNO_cZ.INIT=4'h4;
  LUT2 un1_step_id_1_cry_4_0_RNO_cZ (
	.I0(N_29),
	.I1(encoded_step[45]),
	.F(un1_step_id_1_cry_4_0_RNO)
);
defparam un1_step_id_1_cry_4_0_RNO_cZ.INIT=4'h4;
  LUT2 un1_step_id_1_cry_5_0_RNO_cZ (
	.I0(N_29),
	.I1(encoded_step[45]),
	.F(un1_step_id_1_cry_5_0_RNO)
);
defparam un1_step_id_1_cry_5_0_RNO_cZ.INIT=4'h4;
// @6:210
  LUT3 un1_step_id_1_axb_6_cZ (
	.I0(N_29),
	.I1(encoded_step[45]),
	.I2(step_id[6]),
	.F(un1_step_id_1_axb_6)
);
defparam un1_step_id_1_axb_6_cZ.INIT=8'hB4;
// @6:160
  DFFCE \repeat_count_Z[14]  (
	.Q(repeat_count[14]),
	.D(repeat_count_s[14]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[13]  (
	.Q(repeat_count[13]),
	.D(repeat_count_s[13]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[12]  (
	.Q(repeat_count[12]),
	.D(repeat_count_s[12]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[11]  (
	.Q(repeat_count[11]),
	.D(repeat_count_s[11]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[10]  (
	.Q(repeat_count[10]),
	.D(repeat_count_s[10]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[9]  (
	.Q(repeat_count[9]),
	.D(repeat_count_s[9]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[8]  (
	.Q(repeat_count[8]),
	.D(repeat_count_s[8]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[7]  (
	.Q(repeat_count[7]),
	.D(repeat_count_s[7]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[6]  (
	.Q(repeat_count[6]),
	.D(repeat_count_s[6]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[5]  (
	.Q(repeat_count[5]),
	.D(repeat_count_s[5]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[4]  (
	.Q(repeat_count[4]),
	.D(repeat_count_s[4]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[3]  (
	.Q(repeat_count[3]),
	.D(repeat_count_s[3]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[2]  (
	.Q(repeat_count[2]),
	.D(repeat_count_s[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[1]  (
	.Q(repeat_count[1]),
	.D(repeat_count_s[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \repeat_count_Z[0]  (
	.Q(repeat_count[0]),
	.D(repeat_count_s[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_18_i)
);
// @6:160
  DFFCE \internal_state_machine_Z[0]  (
	.Q(internal_state_machine[0]),
	.D(N_202_i),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(debug_waiting_for_step_time5_i)
);
// @6:160
  DFFC \debug_waiting_for_step_time_Z[0]  (
	.Q(debug_waiting_for_step_time[0]),
	.D(debug_waiting_for_step_time5),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFCE \elapsed_time_Z[11]  (
	.Q(elapsed_time[11]),
	.D(elapsed_time_11[11]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[10]  (
	.Q(elapsed_time[10]),
	.D(elapsed_time_11[10]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[9]  (
	.Q(elapsed_time[9]),
	.D(elapsed_time_11[9]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[8]  (
	.Q(elapsed_time[8]),
	.D(elapsed_time_11[8]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[7]  (
	.Q(elapsed_time[7]),
	.D(elapsed_time_11[7]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[6]  (
	.Q(elapsed_time[6]),
	.D(elapsed_time_11[6]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[5]  (
	.Q(elapsed_time[5]),
	.D(elapsed_time_11[5]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[4]  (
	.Q(elapsed_time[4]),
	.D(elapsed_time_11[4]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[3]  (
	.Q(elapsed_time[3]),
	.D(elapsed_time_11[3]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[2]  (
	.Q(elapsed_time[2]),
	.D(elapsed_time_11[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[1]  (
	.Q(elapsed_time[1]),
	.D(elapsed_time_11[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[0]  (
	.Q(elapsed_time[0]),
	.D(elapsed_time_11[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[26]  (
	.Q(elapsed_time[26]),
	.D(elapsed_time_11[26]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[25]  (
	.Q(elapsed_time[25]),
	.D(elapsed_time_11[25]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[24]  (
	.Q(elapsed_time[24]),
	.D(elapsed_time_11[24]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[23]  (
	.Q(elapsed_time[23]),
	.D(elapsed_time_11[23]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[22]  (
	.Q(elapsed_time[22]),
	.D(elapsed_time_11[22]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[21]  (
	.Q(elapsed_time[21]),
	.D(elapsed_time_11[21]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[20]  (
	.Q(elapsed_time[20]),
	.D(elapsed_time_11[20]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[19]  (
	.Q(elapsed_time[19]),
	.D(elapsed_time_11[19]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[18]  (
	.Q(elapsed_time[18]),
	.D(elapsed_time_11[18]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[17]  (
	.Q(elapsed_time[17]),
	.D(elapsed_time_11[17]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[16]  (
	.Q(elapsed_time[16]),
	.D(elapsed_time_11[16]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[15]  (
	.Q(elapsed_time[15]),
	.D(elapsed_time_11[15]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[14]  (
	.Q(elapsed_time[14]),
	.D(elapsed_time_11[14]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[13]  (
	.Q(elapsed_time[13]),
	.D(elapsed_time_11[13]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:160
  DFFCE \elapsed_time_Z[12]  (
	.Q(elapsed_time[12]),
	.D(elapsed_time_11[12]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:32
  DFFC \cnt_Z[13]  (
	.Q(cnt[13]),
	.D(cnt_3[13]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[12]  (
	.Q(cnt[12]),
	.D(cnt_3[12]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[11]  (
	.Q(cnt[11]),
	.D(cnt_3[11]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[10]  (
	.Q(cnt[10]),
	.D(un3_cnt_cry_10_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[9]  (
	.Q(cnt[9]),
	.D(un3_cnt_cry_9_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(un3_cnt_cry_8_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(un3_cnt_cry_7_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_3[6]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(un3_cnt_cry_5_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(un3_cnt_cry_4_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(un3_cnt_cry_3_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(un3_cnt_cry_2_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(un3_cnt_cry_1_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(un3_cnt_cry_0_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFCE \elapsed_time_Z[27]  (
	.Q(elapsed_time[27]),
	.D(elapsed_time_11[27]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(N_22)
);
// @6:32
  DFFC \cnt_Z[24]  (
	.Q(cnt[24]),
	.D(cnt_3[24]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[23]  (
	.Q(cnt[23]),
	.D(un3_cnt_cry_23_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[22]  (
	.Q(cnt[22]),
	.D(cnt_3[22]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[21]  (
	.Q(cnt[21]),
	.D(cnt_3[21]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[20]  (
	.Q(cnt[20]),
	.D(cnt_3[20]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[19]  (
	.Q(cnt[19]),
	.D(cnt_3[19]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[18]  (
	.Q(cnt[18]),
	.D(cnt_3[18]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[17]  (
	.Q(cnt[17]),
	.D(un3_cnt_cry_17_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[16]  (
	.Q(cnt[16]),
	.D(cnt_3[16]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[15]  (
	.Q(cnt[15]),
	.D(un3_cnt_cry_15_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:32
  DFFC \cnt_Z[14]  (
	.Q(cnt[14]),
	.D(cnt_3[14]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[5]  (
	.Q(step_id[5]),
	.D(un1_step_id_1_cry_5_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[4]  (
	.Q(step_id[4]),
	.D(un1_step_id_1_cry_4_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[3]  (
	.Q(step_id[3]),
	.D(un1_step_id_1_cry_3_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[2]  (
	.Q(step_id[2]),
	.D(un1_step_id_1_cry_2_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[1]  (
	.Q(step_id[1]),
	.D(un1_step_id_1_cry_1_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[0]  (
	.Q(step_id[0]),
	.D(un1_step_id_1_cry_0_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \cnt2_Z[3]  (
	.Q(cnt2[3]),
	.D(SUM[3]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \cnt2_Z[2]  (
	.Q(cnt2[2]),
	.D(SUM[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \cnt2_Z[1]  (
	.Q(cnt2[1]),
	.D(SUM[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \cnt2_Z[0]  (
	.Q(cnt2[0]),
	.D(cnt2_i[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFC \step_id_Z[6]  (
	.Q(step_id[6]),
	.D(un1_step_id_1_s_6_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i)
);
// @6:160
  DFFCE \rd_spi_Z[0]  (
	.Q(rd_spi[0]),
	.D(encoded_step[1]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(encoded_step_i[7])
);
// @6:160
  DFFCE \wait_spi_Z[0]  (
	.Q(wait_spi[0]),
	.D(encoded_step[0]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(encoded_step_i[7])
);
// @6:160
  DFFCE \wr_spi_Z[0]  (
	.Q(wr_spi[0]),
	.D(encoded_step[2]),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(encoded_step_i[7])
);
// @6:32
  DFFCE clk_led_Z (
	.Q(clk_led),
	.D(clk_led_i_i),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i),
	.CE(clk_led4)
);
// @6:160
  DFFCE \debug_waiting_for_spi_Z[0]  (
	.Q(debug_waiting_for_spi[0]),
	.D(N_24_i),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(internal_state_machine[0])
);
// @6:160
  DFFCE \saved_elapsed_time_Z[27]  (
	.Q(saved_elapsed_time[27]),
	.D(un2_elapsed_time_s_27_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[26]  (
	.Q(saved_elapsed_time[26]),
	.D(un2_elapsed_time_cry_26_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[25]  (
	.Q(saved_elapsed_time[25]),
	.D(un2_elapsed_time_cry_25_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[24]  (
	.Q(saved_elapsed_time[24]),
	.D(un2_elapsed_time_cry_24_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[23]  (
	.Q(saved_elapsed_time[23]),
	.D(un2_elapsed_time_cry_23_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[22]  (
	.Q(saved_elapsed_time[22]),
	.D(un2_elapsed_time_cry_22_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[21]  (
	.Q(saved_elapsed_time[21]),
	.D(un2_elapsed_time_cry_21_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[20]  (
	.Q(saved_elapsed_time[20]),
	.D(un2_elapsed_time_cry_20_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[19]  (
	.Q(saved_elapsed_time[19]),
	.D(un2_elapsed_time_cry_19_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[18]  (
	.Q(saved_elapsed_time[18]),
	.D(un2_elapsed_time_cry_18_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[17]  (
	.Q(saved_elapsed_time[17]),
	.D(un2_elapsed_time_cry_17_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[16]  (
	.Q(saved_elapsed_time[16]),
	.D(un2_elapsed_time_cry_16_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[15]  (
	.Q(saved_elapsed_time[15]),
	.D(un2_elapsed_time_cry_15_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[14]  (
	.Q(saved_elapsed_time[14]),
	.D(un2_elapsed_time_cry_14_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[13]  (
	.Q(saved_elapsed_time[13]),
	.D(un2_elapsed_time_cry_13_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[12]  (
	.Q(saved_elapsed_time[12]),
	.D(un2_elapsed_time_cry_12_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[11]  (
	.Q(saved_elapsed_time[11]),
	.D(un2_elapsed_time_cry_11_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[10]  (
	.Q(saved_elapsed_time[10]),
	.D(un2_elapsed_time_cry_10_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[9]  (
	.Q(saved_elapsed_time[9]),
	.D(un2_elapsed_time_cry_9_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[8]  (
	.Q(saved_elapsed_time[8]),
	.D(un2_elapsed_time_cry_8_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[7]  (
	.Q(saved_elapsed_time[7]),
	.D(un2_elapsed_time_cry_7_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[6]  (
	.Q(saved_elapsed_time[6]),
	.D(un2_elapsed_time_cry_6_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[5]  (
	.Q(saved_elapsed_time[5]),
	.D(un2_elapsed_time_cry_5_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[4]  (
	.Q(saved_elapsed_time[4]),
	.D(un2_elapsed_time_cry_4_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[3]  (
	.Q(saved_elapsed_time[3]),
	.D(un2_elapsed_time_cry_3_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[2]  (
	.Q(saved_elapsed_time[2]),
	.D(un2_elapsed_time_cry_2_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[1]  (
	.Q(saved_elapsed_time[1]),
	.D(un2_elapsed_time_cry_1_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:160
  DFFCE \saved_elapsed_time_Z[0]  (
	.Q(saved_elapsed_time[0]),
	.D(un2_elapsed_time_cry_0_0_SUM),
	.CLK(clk_led),
	.CLEAR(rst_n_c_i),
	.CE(repeat_count_scalar)
);
// @6:4
  IBUF clk_50M_ibuf (
	.O(clk_50M_c),
	.I(clk_50M)
);
// @6:5
  IBUF rst_n_ibuf (
	.O(rst_n_c),
	.I(rst_n)
);
// @6:12
  IBUF \switches_ibuf[0]  (
	.O(switches_c[0]),
	.I(switches[0])
);
// @6:12
  IBUF \switches_ibuf[1]  (
	.O(switches_c[1]),
	.I(switches[1])
);
// @6:12
  IBUF \switches_ibuf[2]  (
	.O(switches_c[2]),
	.I(switches[2])
);
// @6:12
  IBUF \switches_ibuf[3]  (
	.O(switches_c[3]),
	.I(switches[3])
);
// @6:6
  OBUF tm1637_clk_obuf (
	.O(tm1637_clk),
	.I(N_49_i)
);
// @6:7
  OBUF tm1637_dio_obuf (
	.O(tm1637_dio),
	.I(tm1637_dio_c)
);
// @6:8
  TBUF tm1637_clk_drain_obuft (
	.I(GND),
	.OEN(N_49_i),
	.O(tm1637_clk_drain)
);
// @6:9
  TBUF tm1637_dio_drain_obuft (
	.I(GND),
	.OEN(tm1637_dio_c),
	.O(tm1637_dio_drain)
);
// @6:10
  OBUF tm1637_vcc_obuf (
	.O(tm1637_vcc),
	.I(VCC)
);
// @6:11
  OBUF \led_obuf[0]  (
	.O(led[0]),
	.I(led_c[0])
);
// @6:11
  OBUF \led_obuf[1]  (
	.O(led[1]),
	.I(led_c[1])
);
// @6:11
  OBUF \led_obuf[2]  (
	.O(led[2]),
	.I(led_c[2])
);
// @6:11
  OBUF \led_obuf[3]  (
	.O(led[3]),
	.I(led_c[3])
);
// @6:47
  ALU un3_cnt_s_24_0 (
	.CIN(un3_cnt_cry_23),
	.I0(cnt[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_s_24_0_COUT),
	.SUM(un3_cnt_s_24_0_SUM)
);
defparam un3_cnt_s_24_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_23_0 (
	.CIN(un3_cnt_cry_22),
	.I0(cnt[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_23),
	.SUM(un3_cnt_cry_23_0_SUM)
);
defparam un3_cnt_cry_23_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_22_0 (
	.CIN(un3_cnt_cry_21),
	.I0(cnt[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_22),
	.SUM(un3_cnt_cry_22_0_SUM)
);
defparam un3_cnt_cry_22_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_21_0 (
	.CIN(un3_cnt_cry_20),
	.I0(cnt[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_21),
	.SUM(un3_cnt_cry_21_0_SUM)
);
defparam un3_cnt_cry_21_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_20_0 (
	.CIN(un3_cnt_cry_19),
	.I0(cnt[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_20),
	.SUM(un3_cnt_cry_20_0_SUM)
);
defparam un3_cnt_cry_20_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_19_0 (
	.CIN(un3_cnt_cry_18),
	.I0(cnt[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_19),
	.SUM(un3_cnt_cry_19_0_SUM)
);
defparam un3_cnt_cry_19_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_18_0 (
	.CIN(un3_cnt_cry_17),
	.I0(cnt[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_18),
	.SUM(un3_cnt_cry_18_0_SUM)
);
defparam un3_cnt_cry_18_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_17_0 (
	.CIN(un3_cnt_cry_16),
	.I0(cnt[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_17),
	.SUM(un3_cnt_cry_17_0_SUM)
);
defparam un3_cnt_cry_17_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_16_0 (
	.CIN(un3_cnt_cry_15),
	.I0(cnt[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_16),
	.SUM(un3_cnt_cry_16_0_SUM)
);
defparam un3_cnt_cry_16_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_15_0 (
	.CIN(un3_cnt_cry_14),
	.I0(cnt[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_15),
	.SUM(un3_cnt_cry_15_0_SUM)
);
defparam un3_cnt_cry_15_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_14_0 (
	.CIN(un3_cnt_cry_13),
	.I0(cnt[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_14),
	.SUM(un3_cnt_cry_14_0_SUM)
);
defparam un3_cnt_cry_14_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_13_0 (
	.CIN(un3_cnt_cry_12),
	.I0(cnt[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_13),
	.SUM(un3_cnt_cry_13_0_SUM)
);
defparam un3_cnt_cry_13_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_12_0 (
	.CIN(un3_cnt_cry_11),
	.I0(cnt[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_12),
	.SUM(un3_cnt_cry_12_0_SUM)
);
defparam un3_cnt_cry_12_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_11_0 (
	.CIN(un3_cnt_cry_10),
	.I0(cnt[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_11),
	.SUM(un3_cnt_cry_11_0_SUM)
);
defparam un3_cnt_cry_11_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_10_0 (
	.CIN(un3_cnt_cry_9),
	.I0(cnt[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_10),
	.SUM(un3_cnt_cry_10_0_SUM)
);
defparam un3_cnt_cry_10_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_9_0 (
	.CIN(un3_cnt_cry_8),
	.I0(cnt[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_9),
	.SUM(un3_cnt_cry_9_0_SUM)
);
defparam un3_cnt_cry_9_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_8_0 (
	.CIN(un3_cnt_cry_7),
	.I0(cnt[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_8),
	.SUM(un3_cnt_cry_8_0_SUM)
);
defparam un3_cnt_cry_8_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_7_0 (
	.CIN(un3_cnt_cry_6),
	.I0(cnt[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_7),
	.SUM(un3_cnt_cry_7_0_SUM)
);
defparam un3_cnt_cry_7_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_6_0 (
	.CIN(un3_cnt_cry_5),
	.I0(cnt[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_6),
	.SUM(un3_cnt_cry_6_0_SUM)
);
defparam un3_cnt_cry_6_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_5_0 (
	.CIN(un3_cnt_cry_4),
	.I0(cnt[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_5),
	.SUM(un3_cnt_cry_5_0_SUM)
);
defparam un3_cnt_cry_5_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_4_0 (
	.CIN(un3_cnt_cry_3),
	.I0(cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_4),
	.SUM(un3_cnt_cry_4_0_SUM)
);
defparam un3_cnt_cry_4_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_3_0 (
	.CIN(un3_cnt_cry_2),
	.I0(cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_3),
	.SUM(un3_cnt_cry_3_0_SUM)
);
defparam un3_cnt_cry_3_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_2_0 (
	.CIN(un3_cnt_cry_1),
	.I0(cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_2),
	.SUM(un3_cnt_cry_2_0_SUM)
);
defparam un3_cnt_cry_2_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_1_0 (
	.CIN(un3_cnt_cry_0),
	.I0(cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_1),
	.SUM(un3_cnt_cry_1_0_SUM)
);
defparam un3_cnt_cry_1_0.ALU_MODE=0;
// @6:47
  ALU un3_cnt_cry_0_0 (
	.CIN(VCC),
	.I0(cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_0),
	.SUM(un3_cnt_cry_0_0_SUM)
);
defparam un3_cnt_cry_0_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_s_27_0 (
	.CIN(un2_elapsed_time_cry_26),
	.I0(elapsed_time[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_s_27_0_COUT),
	.SUM(un2_elapsed_time_s_27_0_SUM)
);
defparam un2_elapsed_time_s_27_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_26_0 (
	.CIN(un2_elapsed_time_cry_25),
	.I0(elapsed_time[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_26),
	.SUM(un2_elapsed_time_cry_26_0_SUM)
);
defparam un2_elapsed_time_cry_26_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_25_0 (
	.CIN(un2_elapsed_time_cry_24),
	.I0(elapsed_time[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_25),
	.SUM(un2_elapsed_time_cry_25_0_SUM)
);
defparam un2_elapsed_time_cry_25_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_24_0 (
	.CIN(un2_elapsed_time_cry_23),
	.I0(elapsed_time[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_24),
	.SUM(un2_elapsed_time_cry_24_0_SUM)
);
defparam un2_elapsed_time_cry_24_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_23_0 (
	.CIN(un2_elapsed_time_cry_22),
	.I0(elapsed_time[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_23),
	.SUM(un2_elapsed_time_cry_23_0_SUM)
);
defparam un2_elapsed_time_cry_23_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_22_0 (
	.CIN(un2_elapsed_time_cry_21),
	.I0(elapsed_time[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_22),
	.SUM(un2_elapsed_time_cry_22_0_SUM)
);
defparam un2_elapsed_time_cry_22_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_21_0 (
	.CIN(un2_elapsed_time_cry_20),
	.I0(elapsed_time[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_21),
	.SUM(un2_elapsed_time_cry_21_0_SUM)
);
defparam un2_elapsed_time_cry_21_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_20_0 (
	.CIN(un2_elapsed_time_cry_19),
	.I0(elapsed_time[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_20),
	.SUM(un2_elapsed_time_cry_20_0_SUM)
);
defparam un2_elapsed_time_cry_20_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_19_0 (
	.CIN(un2_elapsed_time_cry_18),
	.I0(elapsed_time[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_19),
	.SUM(un2_elapsed_time_cry_19_0_SUM)
);
defparam un2_elapsed_time_cry_19_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_18_0 (
	.CIN(un2_elapsed_time_cry_17),
	.I0(elapsed_time[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_18),
	.SUM(un2_elapsed_time_cry_18_0_SUM)
);
defparam un2_elapsed_time_cry_18_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_17_0 (
	.CIN(un2_elapsed_time_cry_16),
	.I0(elapsed_time[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_17),
	.SUM(un2_elapsed_time_cry_17_0_SUM)
);
defparam un2_elapsed_time_cry_17_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_16_0 (
	.CIN(un2_elapsed_time_cry_15),
	.I0(elapsed_time[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_16),
	.SUM(un2_elapsed_time_cry_16_0_SUM)
);
defparam un2_elapsed_time_cry_16_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_15_0 (
	.CIN(un2_elapsed_time_cry_14),
	.I0(elapsed_time[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_15),
	.SUM(un2_elapsed_time_cry_15_0_SUM)
);
defparam un2_elapsed_time_cry_15_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_14_0 (
	.CIN(un2_elapsed_time_cry_13),
	.I0(elapsed_time[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_14),
	.SUM(un2_elapsed_time_cry_14_0_SUM)
);
defparam un2_elapsed_time_cry_14_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_13_0 (
	.CIN(un2_elapsed_time_cry_12),
	.I0(elapsed_time[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_13),
	.SUM(un2_elapsed_time_cry_13_0_SUM)
);
defparam un2_elapsed_time_cry_13_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_12_0 (
	.CIN(un2_elapsed_time_cry_11),
	.I0(elapsed_time[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_12),
	.SUM(un2_elapsed_time_cry_12_0_SUM)
);
defparam un2_elapsed_time_cry_12_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_11_0 (
	.CIN(un2_elapsed_time_cry_10),
	.I0(elapsed_time[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_11),
	.SUM(un2_elapsed_time_cry_11_0_SUM)
);
defparam un2_elapsed_time_cry_11_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_10_0 (
	.CIN(un2_elapsed_time_cry_9),
	.I0(elapsed_time[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_10),
	.SUM(un2_elapsed_time_cry_10_0_SUM)
);
defparam un2_elapsed_time_cry_10_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_9_0 (
	.CIN(un2_elapsed_time_cry_8),
	.I0(elapsed_time[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_9),
	.SUM(un2_elapsed_time_cry_9_0_SUM)
);
defparam un2_elapsed_time_cry_9_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_8_0 (
	.CIN(un2_elapsed_time_cry_7),
	.I0(elapsed_time[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_8),
	.SUM(un2_elapsed_time_cry_8_0_SUM)
);
defparam un2_elapsed_time_cry_8_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_7_0 (
	.CIN(un2_elapsed_time_cry_6),
	.I0(elapsed_time[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_7),
	.SUM(un2_elapsed_time_cry_7_0_SUM)
);
defparam un2_elapsed_time_cry_7_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_6_0 (
	.CIN(un2_elapsed_time_cry_5),
	.I0(elapsed_time[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_6),
	.SUM(un2_elapsed_time_cry_6_0_SUM)
);
defparam un2_elapsed_time_cry_6_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_5_0 (
	.CIN(un2_elapsed_time_cry_4),
	.I0(elapsed_time[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_5),
	.SUM(un2_elapsed_time_cry_5_0_SUM)
);
defparam un2_elapsed_time_cry_5_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_4_0 (
	.CIN(un2_elapsed_time_cry_3),
	.I0(elapsed_time[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_4),
	.SUM(un2_elapsed_time_cry_4_0_SUM)
);
defparam un2_elapsed_time_cry_4_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_3_0 (
	.CIN(un2_elapsed_time_cry_2),
	.I0(elapsed_time[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_3),
	.SUM(un2_elapsed_time_cry_3_0_SUM)
);
defparam un2_elapsed_time_cry_3_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_2_0 (
	.CIN(un2_elapsed_time_cry_1),
	.I0(elapsed_time[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_2),
	.SUM(un2_elapsed_time_cry_2_0_SUM)
);
defparam un2_elapsed_time_cry_2_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_1_0 (
	.CIN(un2_elapsed_time_cry_0),
	.I0(elapsed_time[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_1),
	.SUM(un2_elapsed_time_cry_1_0_SUM)
);
defparam un2_elapsed_time_cry_1_0.ALU_MODE=0;
// @6:213
  ALU un2_elapsed_time_cry_0_0 (
	.CIN(VCC),
	.I0(elapsed_time[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_0),
	.SUM(un2_elapsed_time_cry_0_0_SUM)
);
defparam un2_elapsed_time_cry_0_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_s_6_0 (
	.CIN(un1_step_id_1_cry_5),
	.I0(un1_step_id_1_axb_6),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_s_6_0_COUT),
	.SUM(un1_step_id_1_s_6_0_SUM)
);
defparam un1_step_id_1_s_6_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_cry_5_0 (
	.CIN(un1_step_id_1_cry_4),
	.I0(un1_step_id_1_cry_5_0_RNO),
	.I1(step_id[5]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_5),
	.SUM(un1_step_id_1_cry_5_0_SUM)
);
defparam un1_step_id_1_cry_5_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_cry_4_0 (
	.CIN(un1_step_id_1_cry_3),
	.I0(un1_step_id_1_cry_4_0_RNO),
	.I1(step_id[4]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_4),
	.SUM(un1_step_id_1_cry_4_0_SUM)
);
defparam un1_step_id_1_cry_4_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_cry_3_0 (
	.CIN(un1_step_id_1_cry_2),
	.I0(un1_step_id_1_cry_3_0_RNO),
	.I1(step_id[3]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_3),
	.SUM(un1_step_id_1_cry_3_0_SUM)
);
defparam un1_step_id_1_cry_3_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_cry_2_0 (
	.CIN(un1_step_id_1_cry_1),
	.I0(un1_step_id_1_cry_2_0_RNO),
	.I1(step_id[2]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_2),
	.SUM(un1_step_id_1_cry_2_0_SUM)
);
defparam un1_step_id_1_cry_2_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_cry_1_0 (
	.CIN(un1_step_id_1_cry_0),
	.I0(step_id[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_1),
	.SUM(un1_step_id_1_cry_1_0_SUM)
);
defparam un1_step_id_1_cry_1_0.ALU_MODE=0;
// @6:210
  ALU un1_step_id_1_cry_0_0 (
	.CIN(GND),
	.I0(step_id[0]),
	.I1(N_10),
	.I3(GND),
	.COUT(un1_step_id_1_cry_0),
	.SUM(un1_step_id_1_cry_0_0_SUM)
);
defparam un1_step_id_1_cry_0_0.ALU_MODE=1;
// @6:160
  ALU \repeat_count_s_0[14]  (
	.CIN(repeat_count_cry[13]),
	.I0(repeat_count_qxu[14]),
	.I1(GND),
	.I3(GND),
	.COUT(repeat_count_s_0_COUT[14]),
	.SUM(repeat_count_s[14])
);
defparam \repeat_count_s_0[14] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[13]  (
	.CIN(repeat_count_cry[12]),
	.I0(repeat_count_cry_0_RNO[13]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[13]),
	.SUM(repeat_count_s[13])
);
defparam \repeat_count_cry_0[13] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[12]  (
	.CIN(repeat_count_cry[11]),
	.I0(repeat_count_cry_0_RNO[12]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[12]),
	.SUM(repeat_count_s[12])
);
defparam \repeat_count_cry_0[12] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[11]  (
	.CIN(repeat_count_cry[10]),
	.I0(repeat_count_cry_0_RNO[11]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[11]),
	.SUM(repeat_count_s[11])
);
defparam \repeat_count_cry_0[11] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[10]  (
	.CIN(repeat_count_cry[9]),
	.I0(repeat_count_cry_0_RNO[10]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[10]),
	.SUM(repeat_count_s[10])
);
defparam \repeat_count_cry_0[10] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[9]  (
	.CIN(repeat_count_cry[8]),
	.I0(repeat_count_cry_0_RNO[9]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[9]),
	.SUM(repeat_count_s[9])
);
defparam \repeat_count_cry_0[9] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[8]  (
	.CIN(repeat_count_cry[7]),
	.I0(repeat_count_cry_0_RNO[8]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[8]),
	.SUM(repeat_count_s[8])
);
defparam \repeat_count_cry_0[8] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[7]  (
	.CIN(repeat_count_cry[6]),
	.I0(repeat_count_cry_0_RNO[7]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[7]),
	.SUM(repeat_count_s[7])
);
defparam \repeat_count_cry_0[7] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[6]  (
	.CIN(repeat_count_cry[5]),
	.I0(repeat_count_cry_0_RNO[6]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[6]),
	.SUM(repeat_count_s[6])
);
defparam \repeat_count_cry_0[6] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[5]  (
	.CIN(repeat_count_cry[4]),
	.I0(repeat_count_cry_0_RNO[5]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[5]),
	.SUM(repeat_count_s[5])
);
defparam \repeat_count_cry_0[5] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[4]  (
	.CIN(repeat_count_cry[3]),
	.I0(repeat_count_cry_0_RNO[4]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[4]),
	.SUM(repeat_count_s[4])
);
defparam \repeat_count_cry_0[4] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[3]  (
	.CIN(repeat_count_cry[2]),
	.I0(repeat_count_cry_0_RNO[3]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[3]),
	.SUM(repeat_count_s[3])
);
defparam \repeat_count_cry_0[3] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[2]  (
	.CIN(repeat_count_cry[1]),
	.I0(repeat_count_cry_0_RNO[2]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[2]),
	.SUM(repeat_count_s[2])
);
defparam \repeat_count_cry_0[2] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[1]  (
	.CIN(repeat_count_cry[0]),
	.I0(repeat_count_cry_0_RNO[1]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[1]),
	.SUM(repeat_count_s[1])
);
defparam \repeat_count_cry_0[1] .ALU_MODE=0;
// @6:160
  ALU \repeat_count_cry_0[0]  (
	.CIN(repeat_count_scalar),
	.I0(repeat_count_cry_0_RNO[0]),
	.I1(VCC),
	.I3(GND),
	.COUT(repeat_count_cry[0]),
	.SUM(repeat_count_s[0])
);
defparam \repeat_count_cry_0[0] .ALU_MODE=0;
// @6:26
  LED_TM1637_ROM oled_rom_init (
	.encoded_step_12(encoded_step[12]),
	.encoded_step_7(encoded_step[7]),
	.encoded_step_0(encoded_step[0]),
	.encoded_step_1(encoded_step[1]),
	.encoded_step_2(encoded_step[2]),
	.encoded_step_45(encoded_step[45]),
	.step_id(step_id[6:0]),
	.encoded_step_i_0(encoded_step_i[7]),
	.N_240_mux(\oled_rom_init.dout_1_47_0_.N_240_mux )
);
// @6:79
  spi_master_8s_8s_0_1 spi0 (
	.wr_spi_0(wr_spi[0]),
	.rd_spi_0(rd_spi[0]),
	.cnt(cnt[24:0]),
	.SUM(SUM[3:1]),
	.elapsed_time(elapsed_time[27:0]),
	.repeat_count(repeat_count[14:0]),
	.step_id_6(step_id[6]),
	.step_id_3(step_id[3]),
	.step_id_2(step_id[2]),
	.step_id_1(step_id[1]),
	.step_id_0(step_id[0]),
	.cnt2(cnt2[3:0]),
	.switches_c(switches_c[3:0]),
	.debug_waiting_for_spi_0(debug_waiting_for_spi[0]),
	.debug_waiting_for_step_time_0(debug_waiting_for_step_time[0]),
	.cnt_3_18(cnt_3[24]),
	.cnt_3_10(cnt_3[16]),
	.cnt_3_0(cnt_3[6]),
	.cnt_3_5(cnt_3[11]),
	.cnt_3_6(cnt_3[12]),
	.cnt_3_7(cnt_3[13]),
	.cnt_3_8(cnt_3[14]),
	.cnt_3_12(cnt_3[18]),
	.cnt_3_13(cnt_3[19]),
	.cnt_3_14(cnt_3[20]),
	.cnt_3_15(cnt_3[21]),
	.cnt_3_16(cnt_3[22]),
	.led_c(led_c[3:0]),
	.elapsed_time_11(elapsed_time_11[27:0]),
	.saved_elapsed_time(saved_elapsed_time[27:0]),
	.encoded_step_0(encoded_step[7]),
	.encoded_step_38(encoded_step[45]),
	.wait_spi_0(wait_spi[0]),
	.internal_state_machine_0(internal_state_machine[0]),
	.rst_n_c_i(rst_n_c_i),
	.clk_led(clk_led),
	.N_24_i(N_24_i),
	.clk_led_i(clk_led),
	.N_202_i(N_202_i),
	.tm1637_dio_c(tm1637_dio_c),
	.un3_cnt_cry_22_0_SUM(un3_cnt_cry_22_0_SUM),
	.un3_cnt_cry_21_0_SUM(un3_cnt_cry_21_0_SUM),
	.un3_cnt_cry_20_0_SUM(un3_cnt_cry_20_0_SUM),
	.un3_cnt_cry_19_0_SUM(un3_cnt_cry_19_0_SUM),
	.un3_cnt_cry_18_0_SUM(un3_cnt_cry_18_0_SUM),
	.un3_cnt_cry_14_0_SUM(un3_cnt_cry_14_0_SUM),
	.un3_cnt_cry_13_0_SUM(un3_cnt_cry_13_0_SUM),
	.un3_cnt_cry_12_0_SUM(un3_cnt_cry_12_0_SUM),
	.un3_cnt_cry_11_0_SUM(un3_cnt_cry_11_0_SUM),
	.un3_cnt_cry_6_0_SUM(un3_cnt_cry_6_0_SUM),
	.un3_cnt_cry_16_0_SUM(un3_cnt_cry_16_0_SUM),
	.clk_led4_1z(clk_led4),
	.un3_cnt_s_24_0_SUM(un3_cnt_s_24_0_SUM),
	.un2_elapsed_time_cry_2_0_SUM(un2_elapsed_time_cry_2_0_SUM),
	.un2_elapsed_time_cry_1_0_SUM(un2_elapsed_time_cry_1_0_SUM),
	.N_29(N_29),
	.N_240_mux(\oled_rom_init.dout_1_47_0_.N_240_mux ),
	.N_22(N_22),
	.rst_n_c(rst_n_c),
	.N_10(N_10),
	.N_18_i(N_18_i),
	.un2_elapsed_time_cry_0_0_SUM(un2_elapsed_time_cry_0_0_SUM),
	.un2_elapsed_time_cry_3_0_SUM(un2_elapsed_time_cry_3_0_SUM),
	.un2_elapsed_time_cry_4_0_SUM(un2_elapsed_time_cry_4_0_SUM),
	.un2_elapsed_time_cry_5_0_SUM(un2_elapsed_time_cry_5_0_SUM),
	.un2_elapsed_time_cry_6_0_SUM(un2_elapsed_time_cry_6_0_SUM),
	.un2_elapsed_time_cry_7_0_SUM(un2_elapsed_time_cry_7_0_SUM),
	.un2_elapsed_time_cry_8_0_SUM(un2_elapsed_time_cry_8_0_SUM),
	.un2_elapsed_time_cry_9_0_SUM(un2_elapsed_time_cry_9_0_SUM),
	.un2_elapsed_time_cry_10_0_SUM(un2_elapsed_time_cry_10_0_SUM),
	.un2_elapsed_time_cry_11_0_SUM(un2_elapsed_time_cry_11_0_SUM),
	.un2_elapsed_time_cry_12_0_SUM(un2_elapsed_time_cry_12_0_SUM),
	.un2_elapsed_time_cry_13_0_SUM(un2_elapsed_time_cry_13_0_SUM),
	.un2_elapsed_time_cry_14_0_SUM(un2_elapsed_time_cry_14_0_SUM),
	.un2_elapsed_time_cry_15_0_SUM(un2_elapsed_time_cry_15_0_SUM),
	.un2_elapsed_time_cry_16_0_SUM(un2_elapsed_time_cry_16_0_SUM),
	.un2_elapsed_time_cry_17_0_SUM(un2_elapsed_time_cry_17_0_SUM),
	.un2_elapsed_time_cry_18_0_SUM(un2_elapsed_time_cry_18_0_SUM),
	.un2_elapsed_time_cry_19_0_SUM(un2_elapsed_time_cry_19_0_SUM),
	.un2_elapsed_time_cry_20_0_SUM(un2_elapsed_time_cry_20_0_SUM),
	.un2_elapsed_time_cry_21_0_SUM(un2_elapsed_time_cry_21_0_SUM),
	.un2_elapsed_time_cry_22_0_SUM(un2_elapsed_time_cry_22_0_SUM),
	.un2_elapsed_time_cry_23_0_SUM(un2_elapsed_time_cry_23_0_SUM),
	.un2_elapsed_time_cry_24_0_SUM(un2_elapsed_time_cry_24_0_SUM),
	.un2_elapsed_time_cry_25_0_SUM(un2_elapsed_time_cry_25_0_SUM),
	.un2_elapsed_time_cry_26_0_SUM(un2_elapsed_time_cry_26_0_SUM),
	.un2_elapsed_time_s_27_0_SUM(un2_elapsed_time_s_27_0_SUM),
	.debug_waiting_for_step_time5_i(debug_waiting_for_step_time5_i),
	.debug_waiting_for_step_time5(debug_waiting_for_step_time5),
	.N_49_i(N_49_i),
	.repeat_count_1z(repeat_count_scalar)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* demo */

