// Seed: 2782084669
module module_0;
  always_comb if (-1);
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_10[1'b0] <= -1;
  end
  wire id_11, id_12;
  wire id_13;
  wire id_14, id_15;
  id_16(
      .id_0(-1'b0)
  );
  wire id_17, id_18;
  wire id_19, id_20;
  wire id_21, id_22;
  assign id_10 = id_3;
  assign id_18 = id_22;
  module_0 modCall_1 ();
  wire id_23, id_24, id_25;
  assign id_18 = id_25;
endmodule
