# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/Pixel_Address.v" \
"../../../../Lab6.srcs/sources_1/imports/new/Ran_Num_Gen.v" \
"../../../../Lab6.srcs/sources_1/imports/sources_1/new/RingCounter.v" \
"../../../../Lab6.srcs/sources_1/imports/sources_1/new/Selector.v" \
"../../../../Lab6.srcs/sources_1/new/Syncs.v" \
"../../../../Lab6.srcs/sources_1/new/Track.v" \
"../../../../Lab6.srcs/sources_1/imports/new/countUD15L.v" \
"../../../../Lab6.srcs/sources_1/imports/new/countUD5L.v" \
"../../../../Lab6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" \
"../../../../Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v" \
"../../../../Lab6.srcs/sources_1/imports/new/mux.v" \
"../../../../Lab6.srcs/sources_1/new/slugSM.v" \
"../../../../Lab6.srcs/sources_1/new/top.v" \
"../../../../Lab6.srcs/sources_1/new/top_SM.v" \
"../../../../Lab6.srcs/sim_1/imports/Lab6/test3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
