abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1344056710
maxLevel = 1
[133800] is replaced by [122747] with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 29973819 us
--------------- round 2 ---------------
seed = 3045361504
maxLevel = 1
[125607] is replaced by [122532] with estimated error 5e-05
error = 5e-05
area = 2728
delay = 69.4
#gates = 1116
output circuit appNtk/c7552_2_5e-05_2728_69.4.blif
time = 54212352 us
--------------- round 3 ---------------
seed = 1824332433
maxLevel = 1
[122760] is replaced by [122535] with estimated error 5e-05
error = 5e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_3_5e-05_2708_69.4.blif
time = 78609872 us
--------------- round 4 ---------------
seed = 1839714254
maxLevel = 1
[116062] is replaced by [122817] with inverter with estimated error 1e-05
error = 1e-05
area = 2698
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_1e-05_2698_69.4.blif
time = 102515124 us
--------------- round 5 ---------------
seed = 2338675382
maxLevel = 1
[122804] is replaced by [122795] with estimated error 0.00018
error = 0.00018
area = 2688
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_5_0.00018_2688_69.4.blif
time = 126644329 us
--------------- round 6 ---------------
seed = 3344027562
maxLevel = 1
[124903] is replaced by [126471] with estimated error 0.00015
error = 0.00015
area = 2683
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_6_0.00015_2683_69.4.blif
time = 151055303 us
--------------- round 7 ---------------
seed = 4136478652
maxLevel = 1
[122763] is replaced by one with estimated error 0.00011
error = 0.00011
area = 2678
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_7_0.00011_2678_69.4.blif
time = 173481217 us
--------------- round 8 ---------------
seed = 3004308681
maxLevel = 1
n1443 is replaced by [37] with estimated error 0.00011
error = 0.00011
area = 2677
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_8_0.00011_2677_69.4.blif
time = 209189380 us
--------------- round 9 ---------------
seed = 1516598831
maxLevel = 1
[38381] is replaced by [122525] with estimated error 0.00019
error = 0.00019
area = 2675
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_9_0.00019_2675_69.4.blif
time = 242058967 us
--------------- round 10 ---------------
seed = 1563123681
maxLevel = 1
[32818] is replaced by [122701] with estimated error 0.00025
error = 0.00025
area = 2668
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_10_0.00025_2668_69.4.blif
time = 277491565 us
--------------- round 11 ---------------
seed = 92433555
maxLevel = 1
10729 is replaced by one with estimated error 0.00022
error = 0.00022
area = 2659
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_11_0.00022_2659_69.4.blif
time = 314920850 us
--------------- round 12 ---------------
seed = 2874979846
maxLevel = 1
[127134] is replaced by [122641] with estimated error 0.00014
error = 0.00014
area = 2656
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_12_0.00014_2656_69.4.blif
time = 351087597 us
--------------- round 13 ---------------
seed = 2682106994
maxLevel = 1
[122794] is replaced by [126051] with estimated error 0.0002
error = 0.0002
area = 2652
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_13_0.0002_2652_69.4.blif
time = 385184397 us
--------------- round 14 ---------------
seed = 797517381
maxLevel = 1
[122795] is replaced by one with estimated error 0.00027
error = 0.00027
area = 2649
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_14_0.00027_2649_69.4.blif
time = 417199064 us
--------------- round 15 ---------------
seed = 3453814765
maxLevel = 1
[125603] is replaced by [125826] with estimated error 0.00038
error = 0.00038
area = 2646
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_15_0.00038_2646_69.4.blif
time = 449797214 us
--------------- round 16 ---------------
seed = 2754089889
maxLevel = 1
[111393] is replaced by [125951] with inverter with estimated error 0.00028
error = 0.00028
area = 2645
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_16_0.00028_2645_69.4.blif
time = 481225258 us
--------------- round 17 ---------------
seed = 4243336540
maxLevel = 1
[125290] is replaced by [124611] with estimated error 0.00026
error = 0.00026
area = 2642
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_17_0.00026_2642_69.4.blif
time = 509780309 us
--------------- round 18 ---------------
seed = 4004000257
maxLevel = 1
n1444 is replaced by zero with estimated error 0.00036
error = 0.00036
area = 2641
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_18_0.00036_2641_69.4.blif
time = 538085091 us
--------------- round 19 ---------------
seed = 2197786261
maxLevel = 1
[126564] is replaced by [125905] with estimated error 0.00034
error = 0.00034
area = 2637
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_19_0.00034_2637_69.4.blif
time = 566461609 us
--------------- round 20 ---------------
seed = 124483461
maxLevel = 1
[119498] is replaced by zero with estimated error 0.00048
error = 0.00048
area = 2635
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_20_0.00048_2635_69.4.blif
time = 594887813 us
--------------- round 21 ---------------
seed = 1213062489
maxLevel = 1
[125449] is replaced by [122532] with estimated error 0.00045
error = 0.00045
area = 2633
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.00045_2633_69.4.blif
time = 623572694 us
--------------- round 22 ---------------
seed = 3978943332
maxLevel = 1
[119502] is replaced by zero with estimated error 0.00051
error = 0.00051
area = 2631
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00051_2631_69.4.blif
time = 651651703 us
--------------- round 23 ---------------
seed = 2889527714
maxLevel = 1
[24321] is replaced by [125087] with estimated error 0.00044
error = 0.00044
area = 2629
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.00044_2629_69.4.blif
time = 679686277 us
--------------- round 24 ---------------
seed = 4118263767
maxLevel = 1
[122987] is replaced by [125075] with estimated error 0.00043
error = 0.00043
area = 2627
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00043_2627_69.4.blif
time = 707693239 us
--------------- round 25 ---------------
seed = 4200475074
maxLevel = 1
[125598] is replaced by [125830] with estimated error 0.00052
error = 0.00052
area = 2625
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00052_2625_69.4.blif
time = 735695991 us
--------------- round 26 ---------------
seed = 2209660353
maxLevel = 1
[132070] is replaced by [122774] with estimated error 0.00053
error = 0.00053
area = 2622
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_26_0.00053_2622_69.4.blif
time = 763683787 us
--------------- round 27 ---------------
seed = 3449113934
maxLevel = 1
[126845] is replaced by [123550] with estimated error 0.00067
error = 0.00067
area = 2619
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_27_0.00067_2619_69.4.blif
time = 791549669 us
--------------- round 28 ---------------
seed = 380484619
maxLevel = 1
[122785] is replaced by [37] with estimated error 0.00076
error = 0.00076
area = 2616
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_28_0.00076_2616_69.4.blif
time = 819285818 us
--------------- round 29 ---------------
seed = 1476755018
maxLevel = 1
[126896] is replaced by one with estimated error 0.00065
error = 0.00065
area = 2609
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_29_0.00065_2609_69.4.blif
time = 847038006 us
--------------- round 30 ---------------
seed = 3489053271
maxLevel = 1
[126069] is replaced by [267980] with estimated error 0.00076
error = 0.00076
area = 2608
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_30_0.00076_2608_69.4.blif
time = 874629647 us
--------------- round 31 ---------------
seed = 918600545
maxLevel = 1
[118996] is replaced by [122784] with inverter with estimated error 0.00082
error = 0.00082
area = 2605
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_31_0.00082_2605_69.4.blif
time = 902275507 us
--------------- round 32 ---------------
seed = 517236145
maxLevel = 1
[124064] is replaced by [122567] with estimated error 0.00074
error = 0.00074
area = 2604
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_32_0.00074_2604_65.9.blif
time = 929969907 us
--------------- round 33 ---------------
seed = 2868594802
maxLevel = 1
[149992] is replaced by [122694] with estimated error 0.00094
error = 0.00094
area = 2596
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_33_0.00094_2596_65.9.blif
time = 957542963 us
--------------- round 34 ---------------
seed = 4257380867
maxLevel = 1
n1445 is replaced by [122547] with estimated error 0.0011
error = 0.0011
area = 2595
delay = 65.9
#gates = 1060
output circuit appNtk/c7552_34_0.0011_2595_65.9.blif
time = 984930714 us
--------------- round 35 ---------------
seed = 1335220849
maxLevel = 1
[124460] is replaced by [125087] with estimated error 0.0011
error = 0.0011
area = 2594
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_35_0.0011_2594_65.9.blif
time = 1012363159 us
--------------- round 36 ---------------
seed = 2737693292
maxLevel = 1
[122807] is replaced by [125951] with inverter with estimated error 0.00103
error = 0.00103
area = 2591
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_36_0.00103_2591_65.9.blif
time = 1039651587 us
--------------- round 37 ---------------
seed = 1610897109
maxLevel = 1
[25153] is replaced by [122487] with estimated error 0.00111
error = 0.00111
area = 2589
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_37_0.00111_2589_65.9.blif
time = 1066896486 us
--------------- round 38 ---------------
seed = 1912815199
maxLevel = 1
[122776] is replaced by 883 with estimated error 0.00133
error = 0.00133
area = 2584
delay = 65.9
#gates = 1056
output circuit appNtk/c7552_38_0.00133_2584_65.9.blif
time = 1094130617 us
--------------- round 39 ---------------
seed = 365008562
maxLevel = 1
[113138] is replaced by [122770] with estimated error 0.00175
error = 0.00175
area = 2562
delay = 65.9
#gates = 1048
output circuit appNtk/c7552_39_0.00175_2562_65.9.blif
time = 1121273479 us
--------------- round 40 ---------------
seed = 1451298836
maxLevel = 1
[122742] is replaced by one with estimated error 0.00217
error = 0.00217
area = 2552
delay = 65.9
#gates = 1044
output circuit appNtk/c7552_40_0.00217_2552_65.9.blif
time = 1148132246 us
--------------- round 41 ---------------
seed = 2829490074
maxLevel = 1
[126906] is replaced by [125951] with estimated error 0.00366
error = 0.00366
area = 2535
delay = 65.9
#gates = 1038
output circuit appNtk/c7552_41_0.00366_2535_65.9.blif
time = 1174799603 us
--------------- round 42 ---------------
seed = 2300011954
maxLevel = 1
[122823] is replaced by [122713] with estimated error 0.00389
error = 0.00389
area = 2531
delay = 65.9
#gates = 1036
output circuit appNtk/c7552_42_0.00389_2531_65.9.blif
time = 1201345384 us
--------------- round 43 ---------------
seed = 2876385463
maxLevel = 1
[126556] is replaced by [122709] with estimated error 0.00416
error = 0.00416
area = 2527
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_43_0.00416_2527_65.9.blif
time = 1227755482 us
--------------- round 44 ---------------
seed = 1969719063
maxLevel = 1
[126807] is replaced by [126239] with estimated error 0.00651
error = 0.00651
area = 2519
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_44_0.00651_2519_65.9.blif
time = 1254130265 us
--------------- round 45 ---------------
seed = 3832517621
maxLevel = 1
[32844] is replaced by [126552] with estimated error 0.00816
error = 0.00816
area = 2512
delay = 65.9
#gates = 1029
output circuit appNtk/c7552_45_0.00816_2512_65.9.blif
time = 1280481660 us
--------------- round 46 ---------------
seed = 2994071922
maxLevel = 1
[124240] is replaced by [24127] with inverter with estimated error 0.04625
error = 0.04625
area = 2427
delay = 65.9
#gates = 998
output circuit appNtk/c7552_46_0.04625_2427_65.9.blif
time = 1306577659 us
--------------- round 47 ---------------
seed = 699677173
maxLevel = 1
[26528] is replaced by [122842] with estimated error 0.04734
error = 0.04734
area = 2391
delay = 65.9
#gates = 983
output circuit appNtk/c7552_47_0.04734_2391_65.9.blif
time = 1331429858 us
--------------- round 48 ---------------
seed = 12854657
maxLevel = 1
[126239] is replaced by [122542] with estimated error 0.0497
error = 0.0497
area = 2387
delay = 65.9
#gates = 981
output circuit appNtk/c7552_48_0.0497_2387_65.9.blif
time = 1355730628 us
--------------- round 49 ---------------
seed = 3795905049
maxLevel = 1
exceed error bound
