FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/* bench 9761.6.0 ad33c0990ab8 */
/* bench 9761.6.1 23895cb801ab */
/* bench 9761.6.2 c5d85a4815b4 */
/* bench 9761.6.3 bd6c3223e6f0 */
/* bench 9761.6.4 605bc27534cb */
/* bench 9761.6.5 fd3456793360 */
/* bench 9761.6.6 697126c46b9a */
/* bench 9761.6.7 856fa86b560e */
 */

#ifndef _WM8510_H
#define _WM8510_H

/* WM8510 register space */

#define WM8510_RESET		0x0
#define WM8510_POWER1		0x1
#define WM8510_POWER2		0x2
#define WM8510_POWER3		0x3
#define WM8510_IFACE		0x4
#define WM8510_COMP			0x5
#define WM8510_CLOCK		0x6
#define WM8510_ADD			0x7
#define WM8510_GPIO			0x8
#define WM8510_DAC			0xa
#define WM8510_DACVOL		0xb
#define WM8510_ADC			0xe
#define WM8510_ADCVOL		0xf
#define WM8510_EQ1			0x12
#define WM8510_EQ2			0x13
#define WM8510_EQ3			0x14
#define WM8510_EQ4			0x15
#define WM8510_EQ5			0x16
#define WM8510_DACLIM1		0x18
#define WM8510_DACLIM2		0x19
#define WM8510_NOTCH1		0x1b
/* bench 21040.6.0 6886955ce5c2 */
/* bench 21040.6.1 f94a9cdc0fdc */
/* bench 21040.6.2 efbac7cc63cf */
/* bench 21040.6.3 641893c28d89 */
/* bench 21040.6.4 5f9de68ca8b8 */
/* bench 21040.6.5 62da96763a97 */
/* bench 21040.6.6 3fcd31280889 */
/* bench 21040.6.7 f9ce0c9a7d14 */
/* bench 21040.6.8 8759d0bafc86 */
#define WM8510_NOTCH2		0x1c
#define WM8510_NOTCH3		0x1d
#define WM8510_NOTCH4		0x1e
#define WM8510_ALC1			0x20
#define WM8510_ALC2			0x21
#define WM8510_ALC3			0x22
#define WM8510_NGATE		0x23
#define WM8510_PLLN			0x24
#define WM8510_PLLK1		0x25
#define WM8510_PLLK2		0x26
#define WM8510_PLLK3		0x27
#define WM8510_ATTEN		0x28
#define WM8510_INPUT		0x2c
#define WM8510_INPPGA		0x2d
#define WM8510_ADCBOOST		0x2f
#define WM8510_OUTPUT		0x31
#define WM8510_SPKMIX		0x32
#define WM8510_SPKVOL		0x36
#define WM8510_MONOMIX		0x38

#define WM8510_CACHEREGNUM 	57

/* Clock divider Id's */
#define WM8510_OPCLKDIV		0
#define WM8510_MCLKDIV		1
#define WM8510_ADCCLK		2
#define WM8510_DACCLK		3
#define WM8510_BCLKDIV		4

/* bench 17451.2.0 3acc02f8f8bc */
/* bench 17451.2.1 09808f83775a */
/* bench 17451.2.2 5abea245e588 */
/* bench 17451.2.3 13da97f34835 */
/* bench 17451.2.4 ab73983d4b25 */
/* bench 17451.2.5 cd6d9dd911ad */
/* bench 17451.2.6 dfb18d2a7687 */
/* bench 17451.2.7 5fda98f222f9 */
/* bench 17451.2.8 98e067ba6035 */
/* bench 17451.2.9 ba79429894f6 */
/* bench 17451.2.10 d520e185ea3e */
/* bench 17451.2.11 629425eb6520 */

/* ADC clock dividers */
#define WM8510_ADCCLK_F2	(1 << 3)
#define WM8510_ADCCLK_F4	(0 << 3)

/* PLL Out dividers */
#define WM8510_OPCLKDIV_1	(0 << 4)
#define WM8510_OPCLKDIV_2	(1 << 4)
#define WM8510_OPCLKDIV_3	(2 << 4)
#define WM8510_OPCLKDIV_4	(3 << 4)

/* BCLK clock dividers */
#define WM8510_BCLKDIV_1	(0 << 2)
#define WM8510_BCLKDIV_2	(1 << 2)
#define WM8510_BCLKDIV_4	(2 << 2)
#define WM8510_BCLKDIV_8	(3 << 2)
#define WM8510_BCLKDIV_16	(4 << 2)
#define WM8510_BCLKDIV_32	(5 << 2)

/* MCLK clock dividers */
#define WM8510_MCLKDIV_1	(0 << 5)
#define WM8510_MCLKDIV_1_5	(1 << 5)
#define WM8510_MCLKDIV_2	(2 << 5)
#define WM8510_MCLKDIV_3	(3 << 5)
#define WM8510_MCLKDIV_4	(4 << 5)
#define WM8510_MCLKDIV_6	(5 << 5)
#define WM8510_MCLKDIV_8	(6 << 5)
#define WM8510_MCLKDIV_12	(7 << 5)

struct wm8510_setup_data {
	int spi;
	int i2c_bus;
	unsigned short i2c_address;
};

#endif
