WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 266394 cumulative IPC: 3.754 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 266394 cumulative IPC: 3.754 (Simulation time: 00 hr 00 min 18 sec)
Simulation finished CPU 0 instructions: 1000003 cycles: 3891236 cumulative IPC: 0.257 (Simulation time: 00 hr 01 min 03 sec)
Simulation complete CPU 0 instructions: 1000003 cycles: 3891236 cumulative IPC: 0.257 (Simulation time: 00 hr 01 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.257 instructions: 1000003 cycles: 3891236
CPU 0 Branch Prediction Accuracy: 97.09% MPKI: 7.542 Average ROB Occupancy at Mispredict: 68.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.52
BRANCH_DIRECT_CALL: 0.007
BRANCH_INDIRECT_CALL: 0.001
BRANCH_RETURN: 0.008

LLC TOTAL        ACCESS:      66079 HIT:      31745 MISS:      34334
LLC LOAD         ACCESS:      37428 HIT:       8652 MISS:      28776
LLC RFO          ACCESS:       6978 HIT:       1794 MISS:       5184
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      21093 HIT:      21093 MISS:          0
LLC TRANSLATION  ACCESS:        580 HIT:        206 MISS:        374
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1117 cycles
cpu0_DTLB TOTAL        ACCESS:     226497 HIT:     216131 MISS:      10366
cpu0_DTLB LOAD         ACCESS:     226497 HIT:     216131 MISS:      10366
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 48.23 cycles
cpu0_ITLB TOTAL        ACCESS:         64 HIT:         53 MISS:         11
cpu0_ITLB LOAD         ACCESS:         64 HIT:         53 MISS:         11
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 393 cycles
cpu0_L1D TOTAL        ACCESS:     253778 HIT:      92678 MISS:     161100
cpu0_L1D LOAD         ACCESS:     187962 HIT:      53489 MISS:     134473
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      64837 HIT:      39046 MISS:      25791
cpu0_L1D TRANSLATION  ACCESS:        979 HIT:        143 MISS:        836
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 241.3 cycles
cpu0_L1I TOTAL        ACCESS:         68 HIT:         27 MISS:         41
cpu0_L1I LOAD         ACCESS:         68 HIT:         27 MISS:         41
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 317.8 cycles
cpu0_L2C TOTAL        ACCESS:      81637 HIT:      36648 MISS:      44989
cpu0_L2C LOAD         ACCESS:      47307 HIT:       9879 MISS:      37428
cpu0_L2C RFO          ACCESS:       6979 HIT:          1 MISS:       6978
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26516 HIT:      26513 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:        835 HIT:        255 MISS:        580
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 873.5 cycles
cpu0_STLB TOTAL        ACCESS:       3463 HIT:       2494 MISS:        969
cpu0_STLB LOAD         ACCESS:       3463 HIT:       2494 MISS:        969
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 674.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8082
  ROW_BUFFER_MISS:      26246
 AVG DBUS CONGESTED CYCLE: 3.942
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        682
  FULL:      16385
