<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-876-010  </DOCNO><DOCID>07 876 010.andO;</DOCID><JOURNAL>Electronic Design  Oct 12 1989 v37 n21 p93(2).andM;</JOURNAL><TITLE>Settable flags add flexibility to FIFO ICs. (Samsung SemiconductorCorp.'s KM75C101A and 75C102A FIFO registers) (first in-first out)(Product Innovation) (technical)</TITLE><AUTHOR>Bursky, Dave.andM;</AUTHOR><TEXT><ABSTRACT>Samsung Semiconductor Inc's KM75C101A and 75C102A CMOS FIFO memorychips provide users with two independently programmable flags butdrop into the 28-pin sockets established by previous 512-by-9-bitand 1,024-by-9-bit FIFO memories.andP;  Unconfigured, the chips are thesame as the 75C01A and 75C02A standard 512-by-9 and 1,204-by-9chips with half-full, full and empty flags.andP;  One of the twoconfigurable flags indicates almost full and the other almostempty; they are configurable on the fly so the system can changethe flag settings to suit the application.andP;  The host system canalso be warned about the status of the memory, nearly empty orfull, in time to invoke full service routines.andP;  Often systemswould leave half a chip's memory unused by taking over when the HFflag was received.andP;  The two chips have read-write times of 20nanoseconds and cycle times of 30 nanoseconds, although they useabout 700 mW of power in the active mode and 75 mW in standby.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Samsung Semiconductor Inc. (products).andO;Product:   Samsung Semiconductor KM75C101A (Integrated circuit) (design andconstruction)Samsung Semiconductor KM75C102A (Integrated circuit) (design andconstruction).andO;Topic:     Circuit DesignIntegrated CircuitsMemory ManagementFIFOIntegrated circuits.andO;Feature:   illustrationchart.andO;Caption:   The Samsung FIFO memories have two programmable flag registers.andO;(chart)andM;</DESCRIPT></DOC>