<!--
Devices using this peripheral: 
      MK10D5
      MK10D7
      MK10D10
      MK10DZ10
      MK10F12
      MK11D5
      MK12D5
      MK20D5
      MK20D7
      MK20D10
      MK20DZ10
      MK20F12
      MK21D5
      MK21F12
      MK21FA12
      MK22D5
      MK22F12
      MK22F12810
      MK22F25612
      MK22F51212
      MK22FA12
      MK24F12
      MK24F25612
      MK30D7
      MK30D10
      MK30DZ10
      MK40D7
      MK40D10
      MK40DZ10
      MK50D7
      MK50D10
      MK50DZ10
      MK51D7
      MK51D10
      MK51DZ10
      MK52D10
      MK52DZ10
      MK53D10
      MK53DZ10
      MK60D10
      MK60DZ10
      MK60F12
      MK60F15
      MK61F15
      MK63F12
      MK64F12
      MK65F18
      MK66F18
      MK70F15
      MKE02Z2
      MKE02Z4
      MKE04Z4
      MKE04Z1284
      MKE06Z4
      MKL02Z4
      MKL03Z4
      MKL04Z4
      MKL05Z4
      MKL14Z4
      MKL15Z4
      MKL16Z4
      MKL17Z4
      MKL17Z644
      MKL24Z4
      MKL25Z4
      MKL26Z4
      MKL27Z4
      MKL27Z644
      MKL34Z4
      MKL36Z4
      MKL43Z4
      MKL46Z4
      MKM33Z5
      MKM34Z5
      SKEAZ1284
      SKEAZN84
      SKEAZN642
-->
      <peripheral>
         <?sourceFile "CoreDebug" ?>
         <name>CoreDebug</name>
         <description>Core Debug</description>
         <groupName>CoreDebug</groupName>
         <headerStructName>CoreDebug</headerStructName>
         <baseAddress>0xE000ED30</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xC0</offset>
            <size>0x10</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>DFSR</name>
               <description>Debug Fault Status Register</description>
               <addressOffset>0x0</addressOffset>
               <fields>
                  <field>
                     <name>HALTED</name>
                     <description>Indicates a active halt request debug event</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>BKPT</name>
                     <description>Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DWTTRAP</name>
                     <description>Indicates a debug event generated by the DWT</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>VCATCH</name>
                     <description>Indicates triggering of a Vector catch</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>EXTERNAL</name>
                     <description>Indicates a debug event generated because of the assertion of EDBGRQ</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DHCSR</name>
               <description>Debug Halting Control and Status Register</description>
               <addressOffset>0xC0</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
            <register>
               <name>DCRSR</name>
               <description>Debug Core Register Selector Register</description>
               <addressOffset>0xC4</addressOffset>
               <fields>
                  <field>
                     <name>REGSEL</name>
                     <description>Specifies the ARM core, special-purpose, or Floating-point register</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
                  <field>
                     <name>REGWnR</name>
                     <description>Specifies the access type for the transfer</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DCRDR</name>
               <description>Debug Core Register Data Register</description>
               <addressOffset>0xC8</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
            <register>
               <name>DEMCR</name>
               <description>Debug Exception and Monitor Control Register</description>
               <addressOffset>0xCC</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
         </registers>
      </peripheral>
