# Day 2 â€“ Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles
Author: Jaynandan Kushwaha  
 ---- 

## ğŸ“ŒIntroduction
Day 2 takes us deeper into the practical aspects of synthesis and optimization.  
We begin by understanding **timing libraries** and how they shape the translation of RTL into gate-level designs.  
Next, we explore the differences between **hierarchical and flat synthesis**, examining how design structure impacts performance and optimization.  
Finally, we dive into **flop coding styles** and learn how subtle changes in coding can lead to big differences in **timing, power, and area efficiency**.  

This day is all about gaining insights into the â€œbehind-the-scenesâ€ mechanisms that guide synthesis tools and learning how to write RTL that works *with* the tools, not against them.

---

## ğŸ“š Contents

### ğŸ”¹ 1. Introduction to Timing Libraries
- ğŸ§© **Lab 1:** Exploring `.lib` Files â€“ Part 1  
- ğŸ§© **Lab 2:** Diving Deeper into `.lib` Files â€“ Part 2  
- ğŸ§© **Lab 3:** Advanced View of `.lib` Files â€“ Part 3  

### ğŸ”¹ 2. Hierarchical vs Flat Synthesis
- ğŸ—ï¸ **Lab 4:** Understanding Hierarchical vs Flat Synthesis â€“ Part 1  
- ğŸ—ï¸ **Lab 5:** Comparing Hierarchical vs Flat Approaches â€“ Part 2  

### ğŸ”¹ 3. Flop Coding Styles & Optimization
- ğŸ”„ **Lecture 1:** Why Flops Matter â€“ Coding Styles (Part 1)  
- ğŸ”„ **Lecture 2:** Flop Coding Styles in Depth (Part 2)  
- âš™ï¸ **Lab 6:** Flop Synthesis Simulations â€“ Part 1  
- âš™ï¸ **Lab 7:** Flop Synthesis Simulations â€“ Part 2  
- âœ¨ **Lecture 3:** Interesting Optimizations â€“ Part 1  
- âœ¨ **Lecture 4:** Interesting Optimizations â€“ Part 2  

