Analysis & Synthesis report for vga_demo
Mon Nov 24 00:49:20 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |vga_demo|draw_screen:u_draw_screen|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |vga_demo
 16. Parameter Settings for User Entity Instance: draw_screen:u_draw_screen
 17. Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_quad:u_draw_quad
 18. Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst
 19. Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill
 20. Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst
 21. Parameter Settings for User Entity Instance: player:u_player
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "vga_adapter:VGA"
 31. Port Connectivity Checks: "player:u_player"
 32. Port Connectivity Checks: "draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst"
 33. Port Connectivity Checks: "draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill"
 34. Port Connectivity Checks: "draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst"
 35. Port Connectivity Checks: "draw_screen:u_draw_screen|draw_quad:u_draw_quad"
 36. Port Connectivity Checks: "draw_screen:u_draw_screen"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 24 00:49:20 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; vga_demo                                    ;
; Top-level Entity Name           ; vga_demo                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 446                                         ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,764,800                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_demo           ; vga_demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+---------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+---------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../src/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v            ;         ;
; ../src/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_address_translator.v ;         ;
; ../src/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_controller.v         ;         ;
; ../src/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v                ;         ;
; ../src/draw/draw_line.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line.sv                    ;         ;
; ../src/vga_demo.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv                          ;         ;
; ../src/draw/draw_quad.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_quad.sv                    ;         ;
; ../src/draw_screen.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv                       ;         ;
; ../src/draw/draw_rectangle_fill.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_rectangle_fill.sv          ;         ;
; ../src/draw/draw_line_1d.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line_1d.sv                 ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;         ;
; aglobal181.inc                              ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/aglobal181.inc                                                   ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/altrom.inc                                                       ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/altram.inc                                                       ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/altdpram.inc                                                     ;         ;
; db/altsyncram_bem1.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_bem1.tdf           ;         ;
; db/decode_3na.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_3na.tdf                ;         ;
; db/decode_s2a.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_s2a.tdf                ;         ;
; db/mux_khb.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/mux_khb.tdf                   ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/altpll.tdf                                                       ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                 ; d:/ece241_lab/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;         ;
; db/altpll_80u.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altpll_80u.tdf                ;         ;
+---------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 656            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1071           ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 233            ;
;     -- 5 input functions                    ; 212            ;
;     -- 4 input functions                    ; 167            ;
;     -- <=3 input functions                  ; 458            ;
;                                             ;                ;
; Dedicated logic registers                   ; 446            ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2764800        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 751            ;
; Total fan-out                               ; 16370          ;
; Average fan-out                             ; 7.95           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |vga_demo                                               ; 1071 (5)            ; 446 (8)                   ; 2764800           ; 0          ; 98   ; 0            ; |vga_demo                                                                                                    ; vga_demo               ; work         ;
;    |draw_screen:u_draw_screen|                          ; 759 (450)           ; 389 (202)                 ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|draw_screen:u_draw_screen                                                                          ; draw_screen            ; work         ;
;       |draw_quad:u_draw_quad|                           ; 271 (58)            ; 145 (54)                  ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad                                                    ; draw_quad              ; work         ;
;          |draw_line:draw_line_inst|                     ; 213 (213)           ; 91 (91)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst                           ; draw_line              ; work         ;
;       |draw_rectangle_fill:u_draw_rectangle_fill|       ; 38 (22)             ; 42 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill                                ; draw_rectangle_fill    ; work         ;
;          |draw_line_1d:draw_line_1d_inst|               ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst ; draw_line_1d           ; work         ;
;    |player:u_player|                                    ; 22 (22)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|player:u_player                                                                                    ; player                 ; work         ;
;    |vga_adapter:VGA|                                    ; 285 (3)             ; 38 (0)                    ; 2764800           ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA                                                                                    ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 180 (0)             ; 12 (0)                    ; 2764800           ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory                                                             ; altsyncram             ; work         ;
;          |altsyncram_bem1:auto_generated|               ; 180 (0)             ; 12 (12)                   ; 2764800           ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated                              ; altsyncram_bem1        ; work         ;
;             |decode_3na:decode2|                        ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|decode_3na:decode2           ; decode_3na             ; work         ;
;             |decode_s2a:rden_decode_b|                  ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|decode_s2a:rden_decode_b     ; decode_s2a             ; work         ;
;             |mux_khb:mux3|                              ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|mux_khb:mux3                 ; mux_khb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_address_translator:user_input_translator                                       ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 82 (70)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_controller:controller                                                          ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator             ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll                                                                      ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                              ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                    ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 307200       ; 9            ; 307200       ; 9            ; 2764800 ; ./white.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_demo|draw_screen:u_draw_screen|state                                                                                                                                 ;
+-------------------+---------------+---------------+-----------------+-----------------+----------------+----------------+------------+-------------------+-------------------+------------+
; Name              ; state.DRAWEND ; state.INITEND ; state.DRAWRIGHT ; state.INITRIGHT ; state.DRAWLEFT ; state.INITLEFT ; state.INIT ; state.DRAWREFRESH ; state.INITREFRESH ; state.IDLE ;
+-------------------+---------------+---------------+-----------------+-----------------+----------------+----------------+------------+-------------------+-------------------+------------+
; state.IDLE        ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0                 ; 0                 ; 0          ;
; state.INITREFRESH ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0                 ; 1                 ; 1          ;
; state.DRAWREFRESH ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 1                 ; 0                 ; 1          ;
; state.INIT        ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 1          ; 0                 ; 0                 ; 1          ;
; state.INITLEFT    ; 0             ; 0             ; 0               ; 0               ; 0              ; 1              ; 0          ; 0                 ; 0                 ; 1          ;
; state.DRAWLEFT    ; 0             ; 0             ; 0               ; 0               ; 1              ; 0              ; 0          ; 0                 ; 0                 ; 1          ;
; state.INITRIGHT   ; 0             ; 0             ; 0               ; 1               ; 0              ; 0              ; 0          ; 0                 ; 0                 ; 1          ;
; state.DRAWRIGHT   ; 0             ; 0             ; 1               ; 0               ; 0              ; 0              ; 0          ; 0                 ; 0                 ; 1          ;
; state.INITEND     ; 0             ; 1             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0                 ; 0                 ; 1          ;
; state.DRAWEND     ; 1             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0                 ; 0                 ; 1          ;
+-------------------+---------------+---------------+-----------------+-----------------+----------------+----------------+------------+-------------------+-------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; draw_screen:u_draw_screen|map[20][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][9]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][7]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][5]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][3]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][1]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[20][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[19][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][3]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[18][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[17][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][7]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][5]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][1]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[16][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[15][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][9]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][3]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[14][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[13][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][7]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][5]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[12][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][6]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[11][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][10]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][9]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][8]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][4]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][2]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[10][0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[9][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][8]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][3]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[8][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][6]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[7][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][8]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][7]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][6]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][5]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][3]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[6][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][6]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[5][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][8]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][7]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][3]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[4][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][8]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[3][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][8]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][5]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][1]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[2][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][9]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][6]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[1][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][9]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][8]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][7]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][5]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][4]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][3]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][2]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][1]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|map[0][0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_Y1[0..4]                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_Y1[5..8]                                                                                ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_Y1[9..11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_X1[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_X1[7]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_X1[8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_X1[9]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_X1[10,11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_Y0[0..11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|rec_X0[0..11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[0..6,8,10,11]                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[0..6,8,10,11]                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|end_x1[1]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[1]                                                                          ;
; draw_screen:u_draw_screen|end_x1[0]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[0]                                                                          ;
; draw_screen:u_draw_screen|end_y2[10]                                                                                  ; Merged with draw_screen:u_draw_screen|end_y2[11]                                                                         ;
; draw_screen:u_draw_screen|end_x1[2]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[2]                                                                          ;
; draw_screen:u_draw_screen|end_x1[3]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[3]                                                                          ;
; draw_screen:u_draw_screen|end_x1[4]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[4]                                                                          ;
; draw_screen:u_draw_screen|end_x1[5]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[5]                                                                          ;
; draw_screen:u_draw_screen|end_x1[6]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[6]                                                                          ;
; draw_screen:u_draw_screen|end_x1[7]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[7]                                                                          ;
; draw_screen:u_draw_screen|end_x1[8]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[8]                                                                          ;
; draw_screen:u_draw_screen|end_x1[9]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x2[9]                                                                          ;
; draw_screen:u_draw_screen|end_x2[11]                                                                                  ; Merged with draw_screen:u_draw_screen|end_x2[10]                                                                         ;
; draw_screen:u_draw_screen|end_x1[10,11]                                                                               ; Merged with draw_screen:u_draw_screen|end_x2[10]                                                                         ;
; draw_screen:u_draw_screen|end_y1[9..11]                                                                               ; Merged with draw_screen:u_draw_screen|end_y1[8]                                                                          ;
; draw_screen:u_draw_screen|end_y3[11]                                                                                  ; Merged with draw_screen:u_draw_screen|end_y3[10]                                                                         ;
; draw_screen:u_draw_screen|end_x0[0]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[0]                                                                          ;
; draw_screen:u_draw_screen|end_x0[1]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[1]                                                                          ;
; draw_screen:u_draw_screen|end_x0[2]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[2]                                                                          ;
; draw_screen:u_draw_screen|end_x0[3]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[3]                                                                          ;
; draw_screen:u_draw_screen|end_x0[4]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[4]                                                                          ;
; draw_screen:u_draw_screen|end_x0[5]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[5]                                                                          ;
; draw_screen:u_draw_screen|end_x0[6]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[6]                                                                          ;
; draw_screen:u_draw_screen|end_x0[7]                                                                                   ; Merged with draw_screen:u_draw_screen|end_x3[7]                                                                          ;
; draw_screen:u_draw_screen|end_x3[9..11]                                                                               ; Merged with draw_screen:u_draw_screen|end_x3[8]                                                                          ;
; draw_screen:u_draw_screen|end_y0[8..11]                                                                               ; Merged with draw_screen:u_draw_screen|end_x3[8]                                                                          ;
; draw_screen:u_draw_screen|end_x0[8..11]                                                                               ; Merged with draw_screen:u_draw_screen|end_x3[8]                                                                          ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[7,9]                                          ; Merged with draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[7]                                   ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[9]                                            ; Merged with draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[7]                                   ;
; draw_screen:u_draw_screen|dx[4,5]                                                                                     ; Lost fanout                                                                                                              ;
; draw_screen:u_draw_screen|dD[5]                                                                                       ; Lost fanout                                                                                                              ;
; draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst|state[2..9,11..31]                           ; Merged with draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst|state[10]                           ;
; draw_screen:u_draw_screen|color[5..8]                                                                                 ; Merged with draw_screen:u_draw_screen|color[2]                                                                           ;
; draw_screen:u_draw_screen|color[1,3,4]                                                                                ; Merged with draw_screen:u_draw_screen|color[0]                                                                           ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|state[2..9,11..31]                                ; Merged with draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|state[10]                                ;
; draw_screen:u_draw_screen|draw_quad:u_draw_quad|state[2..9,11..31]                                                    ; Merged with draw_screen:u_draw_screen|draw_quad:u_draw_quad|state[10]                                                    ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst|state[1..9,11..31] ; Merged with draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst|state[10] ;
; draw_screen:u_draw_screen|y3[11]                                                                                      ; Merged with draw_screen:u_draw_screen|y3[10]                                                                             ;
; draw_screen:u_draw_screen|y2[11]                                                                                      ; Merged with draw_screen:u_draw_screen|y2[10]                                                                             ;
; draw_screen:u_draw_screen|y1[11]                                                                                      ; Merged with draw_screen:u_draw_screen|y1[10]                                                                             ;
; draw_screen:u_draw_screen|y0[8,9,11]                                                                                  ; Merged with draw_screen:u_draw_screen|y0[10]                                                                             ;
; draw_screen:u_draw_screen|x3[11]                                                                                      ; Merged with draw_screen:u_draw_screen|x3[10]                                                                             ;
; draw_screen:u_draw_screen|x2[11]                                                                                      ; Merged with draw_screen:u_draw_screen|x2[10]                                                                             ;
; draw_screen:u_draw_screen|x1[11]                                                                                      ; Merged with draw_screen:u_draw_screen|x1[10]                                                                             ;
; draw_screen:u_draw_screen|x0[11]                                                                                      ; Merged with draw_screen:u_draw_screen|x0[10]                                                                             ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[7]                                            ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|end_y1[8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|end_x3[8]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst|state[10]          ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|color[0]                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst|state[10]                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|state[10]                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|draw_quad:u_draw_quad|state[10]                                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; draw_screen:u_draw_screen|state~12                                                                                    ; Lost fanout                                                                                                              ;
; draw_screen:u_draw_screen|state~13                                                                                    ; Lost fanout                                                                                                              ;
; draw_screen:u_draw_screen|state~14                                                                                    ; Lost fanout                                                                                                              ;
; draw_screen:u_draw_screen|state~15                                                                                    ; Lost fanout                                                                                                              ;
; draw_screen:u_draw_screen|ddx[4,5]                                                                                    ; Lost fanout                                                                                                              ;
; player:u_player|px[4,5]                                                                                               ; Lost fanout                                                                                                              ;
; player:u_player|py[5]                                                                                                 ; Lost fanout                                                                                                              ;
; Total Number of Removed Registers = 493                                                                               ;                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+--------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                                                                       ;
+--------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; draw_screen:u_draw_screen|rec_X1[0]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[0],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[0],                                  ;
;                                      ;                           ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst|state[10] ;
; draw_screen:u_draw_screen|rec_X1[1]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[1],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[1]                                   ;
; draw_screen:u_draw_screen|rec_X1[2]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[2],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[2]                                   ;
; draw_screen:u_draw_screen|rec_X1[3]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[3],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[3]                                   ;
; draw_screen:u_draw_screen|rec_X1[4]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[4],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[4]                                   ;
; draw_screen:u_draw_screen|rec_X1[5]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[5],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[5]                                   ;
; draw_screen:u_draw_screen|rec_X1[6]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[6],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[6]                                   ;
; draw_screen:u_draw_screen|rec_X1[8]  ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[8],                                  ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[8]                                   ;
; draw_screen:u_draw_screen|rec_X1[10] ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[10],                                 ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[10]                                  ;
; draw_screen:u_draw_screen|rec_X1[11] ; Stuck at GND              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[11],                                 ;
;                                      ; due to stuck port data_in ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx0[11]                                  ;
; draw_screen:u_draw_screen|rec_X1[7]  ; Stuck at VCC              ; draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|lx1[7]                                   ;
;                                      ; due to stuck port data_in ;                                                                                                              ;
; draw_screen:u_draw_screen|ddx[5]     ; Lost Fanouts              ; draw_screen:u_draw_screen|ddx[4]                                                                             ;
+--------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 446   ;
; Number of registers using Synchronous Clear  ; 156   ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 363   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_demo|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_demo|player:u_player|direction[1]                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst|x[8] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|end_x3[0]                                                                     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|end_x2[1]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_demo|player:u_player|px[4]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_demo|player:u_player|py[1]                                                                                   ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad|ly0[4]                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst|x[2]                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst|y[8]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |vga_demo|draw_screen:u_draw_screen|color[0]                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|end_d[0]                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|line_id[10]                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad|line_id[1]                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|dD[4]                                                                         ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst|err[9]                         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|ddD[4]                                                                        ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|dy[3]                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x2[0]                                                                         ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|ddy[0]                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |vga_demo|draw_screen:u_draw_screen|ddx[4]                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x1[5]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x3[5]                                                                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x3[9]                                                                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x2[10]                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x0[1]                                                                         ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|y2[10]                                                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|y3[3]                                                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|y1[0]                                                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x0[10]                                                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|x1[10]                                                                        ;
; 15:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|y0[2]                                                                         ;
; 15:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|y1[8]                                                                         ;
; 16:1               ; 3 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |vga_demo|draw_screen:u_draw_screen|y3[8]                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_demo|player:u_player|Add2                                                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|mux_khb:mux3|l3_w2_n4_mux_dataout ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; No         ; |vga_demo|draw_screen:u_draw_screen|Selector6                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |vga_demo|draw_screen:u_draw_screen|Selector10                                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |vga_demo|draw_screen:u_draw_screen|Selector2                                                                     ;
; 33:1               ; 9 bits    ; 198 LEs       ; 198 LEs              ; 0 LEs                  ; No         ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|mux_khb:mux3|l6_w2_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vga_demo ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; RESOLUTION     ; 640x480 ; String                                        ;
; COLOR_DEPTH    ; 9       ; Signed Integer                                ;
; nX             ; 11      ; Signed Integer                                ;
; nY             ; 10      ; Signed Integer                                ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_screen:u_draw_screen ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; CORDW          ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_quad:u_draw_quad ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; CORDW          ; 12    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; CORDW          ; 12    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; CORDW          ; 12    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CORDW          ; 12    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:u_player ;
+----------------+---------------+-----------------------------+
; Parameter Name ; Value         ; Type                        ;
+----------------+---------------+-----------------------------+
; H              ; 0000110010000 ; Unsigned Binary             ;
; W              ; 0000110010000 ; Unsigned Binary             ;
; x_width        ; 5             ; Signed Integer              ;
; y_width        ; 5             ; Signed Integer              ;
; displace       ; 0000000001010 ; Unsigned Binary             ;
; east           ; 00            ; Unsigned Binary             ;
; north          ; 01            ; Unsigned Binary             ;
; west           ; 10            ; Unsigned Binary             ;
; south          ; 11            ; Unsigned Binary             ;
+----------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+------------------+-------------+-----------------------------+
; Parameter Name   ; Value       ; Type                        ;
+------------------+-------------+-----------------------------+
; RESOLUTION       ; 640x480     ; String                      ;
; COLOR_DEPTH      ; 9           ; Signed Integer              ;
; nX               ; 10          ; Signed Integer              ;
; nY               ; 9           ; Signed Integer              ;
; Mn               ; 19          ; Signed Integer              ;
; COLS             ; 640         ; Signed Integer              ;
; ROWS             ; 480         ; Signed Integer              ;
; BACKGROUND_IMAGE ; ./white.mif ; String                      ;
+------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; nX             ; 10    ; Signed Integer                                                                   ;
; nY             ; 9     ; Signed Integer                                                                   ;
; Mn             ; 19    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 19                   ; Signed Integer          ;
; NUMWORDS_A                         ; 307200               ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 19                   ; Signed Integer          ;
; NUMWORDS_B                         ; 307200               ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ./white.mif          ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bem1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+--------------------+-------------+-----------------------------------------------------+
; Parameter Name     ; Value       ; Type                                                ;
+--------------------+-------------+-----------------------------------------------------+
; RESOLUTION         ; 640x480     ; String                                              ;
; COLOR_DEPTH        ; 9           ; Signed Integer                                      ;
; nX                 ; 10          ; Signed Integer                                      ;
; nY                 ; 9           ; Signed Integer                                      ;
; Mn                 ; 19          ; Signed Integer                                      ;
; COLS               ; 640         ; Signed Integer                                      ;
; ROWS               ; 480         ; Signed Integer                                      ;
; C_VERT_NUM_PIXELS  ; 00111100000 ; Unsigned Binary                                     ;
; C_VERT_SYNC_START  ; 00111101101 ; Unsigned Binary                                     ;
; C_VERT_SYNC_END    ; 00111101110 ; Unsigned Binary                                     ;
; C_VERT_TOTAL_COUNT ; 01000001101 ; Unsigned Binary                                     ;
; C_HORZ_NUM_PIXELS  ; 01010000000 ; Unsigned Binary                                     ;
; C_HORZ_SYNC_START  ; 01010010011 ; Unsigned Binary                                     ;
; C_HORZ_SYNC_END    ; 01011110010 ; Unsigned Binary                                     ;
; C_HORZ_TOTAL_COUNT ; 01100100000 ; Unsigned Binary                                     ;
; BITS_PER_RGB       ; 3           ; Signed Integer                                      ;
+--------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; nX             ; 10    ; Signed Integer                                                                                             ;
; nY             ; 9     ; Signed Integer                                                                                             ;
; Mn             ; 19    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 9                                      ;
;     -- NUMWORDS_A                         ; 307200                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 9                                      ;
;     -- NUMWORDS_B                         ; 307200                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                   ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x     ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y     ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; write ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player:u_player"                                                                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; px        ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "px[5..5]" have no fanouts        ;
; py        ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "py[5..5]" have no fanouts        ;
; direction ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "direction[1..1]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill"                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; oe      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; drawing ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst" ;
+------+--------+----------+---------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------+
; busy ; Output ; Info     ; Explicitly unconnected                                                    ;
+------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_screen:u_draw_screen|draw_quad:u_draw_quad"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oe   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_screen:u_draw_screen"                                                                                                                                  ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; px             ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "px[5..5]" will be connected to GND.        ;
; py             ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "py[5..5]" will be connected to GND.        ;
; direction      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "direction[1..1]" will be connected to GND. ;
; draw_X[11..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; draw_Y[11..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; busy           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 446                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 186                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 106                         ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 45                          ;
;     SCLR              ; 13                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 59                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1072                        ;
;     arith             ; 304                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 150                         ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 48                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 755                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 124                         ;
;         4 data inputs ; 153                         ;
;         5 data inputs ; 164                         ;
;         6 data inputs ; 233                         ;
;     shared            ; 12                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 98                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 342                         ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 3.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 24 00:49:11 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo
Warning (125092): Tcl Script File object_mem.qip not found
    Info (125063): set_global_assignment -name QIP_FILE object_mem.qip
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/draw/draw_line.sv
    Info (12023): Found entity 1: draw_line File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line.sv Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_demo.sv
    Info (12023): Found entity 1: vga_demo File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 11
    Info (12023): Found entity 2: player File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/draw/draw_rectangle.sv
    Info (12023): Found entity 1: draw_rectangle File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_rectangle.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/draw/draw_quad.sv
    Info (12023): Found entity 1: draw_quad File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_quad.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/draw_screen.sv
    Info (12023): Found entity 1: draw_screen File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/draw/draw_rectangle_fill.sv
    Info (12023): Found entity 1: draw_rectangle_fill File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_rectangle_fill.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/draw/draw_line_1d.sv
    Info (12023): Found entity 1: draw_line_1d File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line_1d.sv Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at draw_screen.sv(38): Parameter Declaration in module "draw_screen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at draw_screen.sv(41): Parameter Declaration in module "draw_screen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at draw_screen.sv(80): Parameter Declaration in module "draw_screen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at draw_screen.sv(156): Parameter Declaration in module "draw_screen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 156
Info (12127): Elaborating entity "vga_demo" for the top level hierarchy
Warning (10034): Output port "LEDR" at vga_demo.sv(30) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
Warning (10034): Output port "HEX5" at vga_demo.sv(32) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
Warning (10034): Output port "HEX4" at vga_demo.sv(32) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
Warning (10034): Output port "HEX3" at vga_demo.sv(32) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
Warning (10034): Output port "HEX2" at vga_demo.sv(32) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
Warning (10034): Output port "HEX1" at vga_demo.sv(32) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
Warning (10034): Output port "HEX0" at vga_demo.sv(32) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
Info (12128): Elaborating entity "draw_screen" for hierarchy "draw_screen:u_draw_screen" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at draw_screen.sv(154): object "draw_map" assigned a value but never read File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 154
Warning (10036): Verilog HDL or VHDL warning at draw_screen.sv(155): object "x_count" assigned a value but never read File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at draw_screen.sv(155): object "y_count" assigned a value but never read File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 155
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(201): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 201
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(202): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 202
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(229): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 229
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(261): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 261
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(262): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 262
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(263): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 263
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(264): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 264
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(266): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 266
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(267): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 267
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(269): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 269
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(270): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 270
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(276): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 276
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(288): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 288
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(289): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 289
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(290): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 290
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(291): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 291
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(293): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 293
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(294): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 294
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(295): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 295
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(296): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 296
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(305): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 305
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(306): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 306
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(307): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 307
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(308): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 308
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(311): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 311
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(312): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 312
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(316): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 316
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(317): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 317
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(318): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 318
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(319): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 319
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(322): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 322
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(323): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 323
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(377): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 377
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(378): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 378
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(379): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 379
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(380): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 380
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(382): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 382
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(383): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 383
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(386): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 386
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(387): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 387
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(393): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 393
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(405): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 405
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(406): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 406
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(407): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 407
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(408): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 408
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(411): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 411
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(412): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 412
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(413): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 413
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(414): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 414
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(422): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 422
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(423): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 423
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(424): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 424
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(425): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 425
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(428): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 428
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(429): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 429
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(433): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 433
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(434): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 434
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(435): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 435
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(436): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 436
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(439): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 439
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(440): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 440
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(471): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 471
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(472): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 472
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(473): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 473
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(474): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 474
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(544): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 544
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(546): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 546
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(547): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 547
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(549): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 549
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(584): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 584
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(585): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 585
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(586): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 586
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(587): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 587
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(588): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 588
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(589): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 589
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(590): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 590
Warning (10230): Verilog HDL assignment warning at draw_screen.sv(591): truncated value with size 13 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 591
Warning (10034): Output port "busy" at draw_screen.sv(22) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 22
Warning (10034): Output port "done" at draw_screen.sv(24) has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 24
Info (12128): Elaborating entity "draw_quad" for hierarchy "draw_screen:u_draw_screen|draw_quad:u_draw_quad" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 616
Warning (10230): Verilog HDL assignment warning at draw_quad.sv(62): truncated value with size 32 to match size of target (2) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_quad.sv Line: 62
Info (10264): Verilog HDL Case Statement information at draw_quad.sv(35): all case item expressions in this case statement are onehot File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_quad.sv Line: 35
Info (12128): Elaborating entity "draw_line" for hierarchy "draw_screen:u_draw_screen|draw_quad:u_draw_quad|draw_line:draw_line_inst" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_quad.sv Line: 101
Warning (10230): Verilog HDL assignment warning at draw_line.sv(62): truncated value with size 32 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line.sv Line: 62
Warning (10230): Verilog HDL assignment warning at draw_line.sv(66): truncated value with size 32 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line.sv Line: 66
Warning (10230): Verilog HDL assignment warning at draw_line.sv(70): truncated value with size 32 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line.sv Line: 70
Warning (10230): Verilog HDL assignment warning at draw_line.sv(71): truncated value with size 32 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line.sv Line: 71
Info (12128): Elaborating entity "draw_rectangle_fill" for hierarchy "draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw_screen.sv Line: 636
Warning (10230): Verilog HDL assignment warning at draw_rectangle_fill.sv(58): truncated value with size 32 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_rectangle_fill.sv Line: 58
Info (10264): Verilog HDL Case Statement information at draw_rectangle_fill.sv(40): all case item expressions in this case statement are onehot File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_rectangle_fill.sv Line: 40
Info (12128): Elaborating entity "draw_line_1d" for hierarchy "draw_screen:u_draw_screen|draw_rectangle_fill:u_draw_rectangle_fill|draw_line_1d:draw_line_1d_inst" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_rectangle_fill.sv Line: 94
Warning (10230): Verilog HDL assignment warning at draw_line_1d.sv(35): truncated value with size 32 to match size of target (12) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/draw/draw_line_1d.sv Line: 35
Info (12128): Elaborating entity "player" for hierarchy "player:u_player" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 118
Warning (10230): Verilog HDL assignment warning at vga_demo.sv(181): truncated value with size 32 to match size of target (2) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 181
Warning (10230): Verilog HDL assignment warning at vga_demo.sv(183): truncated value with size 32 to match size of target (2) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 183
Warning (10230): Verilog HDL assignment warning at vga_demo.sv(198): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 198
Warning (10230): Verilog HDL assignment warning at vga_demo.sv(200): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 200
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 139
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 151
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 151
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 151
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "./white.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bem1.tdf
    Info (12023): Found entity 1: altsyncram_bem1 File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_bem1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bem1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated" File: d:/ece241_lab/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_3na.tdf Line: 22
Info (12128): Elaborating entity "decode_3na" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|decode_3na:decode2" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_bem1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_s2a.tdf Line: 22
Info (12128): Elaborating entity "decode_s2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|decode_s2a:rden_decode_b" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_bem1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_khb.tdf
    Info (12023): Found entity 1: mux_khb File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/mux_khb.tdf Line: 22
Info (12128): Elaborating entity "mux_khb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bem1:auto_generated|mux_khb:mux3" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_bem1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 173
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/ece241_lab/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 188
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 31
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 30
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 32
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 34
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 34
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 35
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 35
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 36
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 36
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/vga_demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.sv Line: 28
Info (21057): Implemented 1597 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1156 logic cells
    Info (21064): Implemented 342 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 4945 megabytes
    Info: Processing ended: Mon Nov 24 00:49:20 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/vga_demo.map.smsg.


