// Seed: 774176075
module module_0 (
    input tri id_0
);
  logic id_2;
  ;
  always begin : LABEL_0
    if (-1) id_2 = -1'h0;
  end
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wire id_12,
    output tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input supply0 id_16,
    input tri1 id_17,
    output uwire id_18,
    inout uwire id_19,
    output tri id_20,
    output wand id_21#(
        .id_23  (-1),
        .\id_24 (1)
    )
);
  always_ff assume (id_7);
  assign id_18 = id_23[-1];
  module_0 modCall_1 (id_19);
endmodule
