#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x251d650 .scope module, "RegFile32x32_tb" "RegFile32x32_tb" 2 20;
 .timescale 0 0;
v0x254bf40_0 .var "clear", 0 0;
v0x254c000_0 .var "clock", 0 0;
v0x254c0d0_0 .var "read_index", 4 0;
v0x254c1d0_0 .net "read_value", 31 0, L_0x254c9d0;  1 drivers
v0x254c2a0_0 .var "write1", 0 0;
v0x254c340_0 .var "write2", 0 0;
v0x254c410_0 .var "write_data1", 31 0;
v0x254c4e0_0 .var "write_data2", 31 0;
v0x254c5b0_0 .var "write_index1", 4 0;
v0x254c710_0 .var "write_index2", 4 0;
S_0x2531740 .scope module, "rf3232" "RegFile32x32" 2 27, 2 1 0, S_0x251d650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "write1"
    .port_info 3 /INPUT 1 "write2"
    .port_info 4 /INPUT 5 "write_index1"
    .port_info 5 /INPUT 5 "write_index2"
    .port_info 6 /INPUT 32 "write_data1"
    .port_info 7 /INPUT 32 "write_data2"
    .port_info 8 /INPUT 5 "read_index"
    .port_info 9 /OUTPUT 32 "read_value"
L_0x254c9d0 .functor BUFZ 32, L_0x254c7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x252f870_0 .net *"_s0", 31 0, L_0x254c7e0;  1 drivers
v0x254b110_0 .net *"_s2", 6 0, L_0x254c8e0;  1 drivers
L_0x7fe93ea2b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x254b1f0_0 .net *"_s5", 1 0, L_0x7fe93ea2b018;  1 drivers
v0x254b2e0_0 .net "clear", 0 0, v0x254bf40_0;  1 drivers
v0x254b3a0_0 .net "clock", 0 0, v0x254c000_0;  1 drivers
v0x254b4b0 .array "content", 0 31, 31 0;
v0x254b570_0 .var/i "i", 31 0;
v0x254b650_0 .net "read_index", 4 0, v0x254c0d0_0;  1 drivers
v0x254b730_0 .net "read_value", 31 0, L_0x254c9d0;  alias, 1 drivers
v0x254b8a0_0 .net "write1", 0 0, v0x254c2a0_0;  1 drivers
v0x254b960_0 .net "write2", 0 0, v0x254c340_0;  1 drivers
v0x254ba20_0 .net "write_data1", 31 0, v0x254c410_0;  1 drivers
v0x254bb00_0 .net "write_data2", 31 0, v0x254c4e0_0;  1 drivers
v0x254bbe0_0 .net "write_index1", 4 0, v0x254c5b0_0;  1 drivers
v0x254bcc0_0 .net "write_index2", 4 0, v0x254c710_0;  1 drivers
E_0x2531c20/0 .event negedge, v0x254b3a0_0;
E_0x2531c20/1 .event posedge, v0x254b2e0_0;
E_0x2531c20 .event/or E_0x2531c20/0, E_0x2531c20/1;
L_0x254c7e0 .array/port v0x254b4b0, L_0x254c8e0;
L_0x254c8e0 .concat [ 5 2 0 0], v0x254c0d0_0, L_0x7fe93ea2b018;
    .scope S_0x2531740;
T_0 ;
    %wait E_0x2531c20;
    %load/vec4 v0x254b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x254b570_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x254b570_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x254b570_0;
    %store/vec4a v0x254b4b0, 4, 0;
    %load/vec4 v0x254b570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x254b570_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x254b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x254ba20_0;
    %load/vec4 v0x254bbe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x254b4b0, 4, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x254b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x254bb00_0;
    %load/vec4 v0x254bcc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x254b4b0, 4, 0;
T_0.6 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x251d650;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x254bf40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x254bf40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x251d650;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x254c000_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x254c000_0;
    %inv;
    %store/vec4 v0x254c000_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x251d650;
T_3 ;
    %vpi_call 2 40 "$monitor", "%d clk=%b clr=%b write1=%b write2=%b write_index1=%d write_index2=%d write_data1=%d write_data2=%d read_index=%d read_value=%d", $time, v0x254c000_0, v0x254bf40_0, v0x254c2a0_0, v0x254c340_0, v0x254c5b0_0, v0x254c710_0, v0x254c410_0, v0x254c4e0_0, v0x254c0d0_0, v0x254c1d0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x254c2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x254c340_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x254c5b0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x254c710_0, 0, 5;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x254c410_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x254c4e0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x254c0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x254c2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x254c340_0, 0, 1;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x254c5b0_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x254c710_0, 0, 5;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x254c410_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x254c4e0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x254c0d0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Register_32x32b.v";
