// Seed: 3954380131
module module_0 (
    input  tri0  id_0,
    output uwire id_1
);
  assign id_1 = id_0;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    input wor id_0,
    input tri0 _id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 id_6,
    input uwire id_7
);
  logic [7:0][!  id_1 : id_1] id_9;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_9[1'b0] = -1;
endmodule
module module_2 #(
    parameter id_8 = 32'd6
) (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3
);
  parameter id_5 = 1;
  logic id_6;
  wire  id_7;
  ;
  wire _id_8;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_6[-1] = 1'b0;
  logic id_10;
  ;
  wire id_11;
  logic [1 : id_8] id_12;
  assign id_12 = id_0;
endmodule
