<module name="MCBSP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCBSP_DRR" acronym="MCBSP_DRR" offset="0x0" width="32" description="">
    <bitfield id="DR" width="32" begin="31" end="0" resetval="0x0" description="Data receive register value to be written to the data bus. Value is 0-FFFF FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="MCBSP_DXR" acronym="MCBSP_DXR" offset="0x4" width="32" description="">
    <bitfield id="DX" width="32" begin="31" end="0" resetval="0x0" description="Data transmit register value to be loaded into the data transmit shift register (XSR).Value is 0-FFFF FFFFh." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_SPCR" acronym="MCBSP_SPCR" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="FREE" width="1" begin="25" end="25" resetval="0x0" description="Free-running enable mode bit. This bit is used in conjunction with SOFT bit to determine state of serial port clock during emulation halt." range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="24" end="24" resetval="0x0" description="Soft bit enable mode bit. This bit is used in conjunction with FREE bit to determine state of serial port clock during emulation halt. This bit has no effect if FREE = 1." range="" rwaccess="RW"/>
    <bitfield id="FRST" width="1" begin="23" end="23" resetval="0x0" description="Frame-sync generator reset bit." range="" rwaccess="RW"/>
    <bitfield id="GRST" width="1" begin="22" end="22" resetval="0x0" description="Sample-rate generator reset bit." range="" rwaccess="RW"/>
    <bitfield id="XINTM" width="2" begin="21" end="20" resetval="0x0" description="Transmit interrupt (XINT) mode bit." range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="19" end="19" resetval="0x0" description="Transmit synchronization error bit. Writing a 1 to XSYNCERR sets the error condition when the transmitter is enabled (XRST = 1). Thus, it is used mainly for testing purposes or if this operation is desired." range="" rwaccess="RW"/>
    <bitfield id="XEMPTY" width="1" begin="18" end="18" resetval="0x0" description="Transmit shift register empty bit." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="17" end="17" resetval="0x0" description="Transmitter ready bit." range="" rwaccess="R"/>
    <bitfield id="XRST" width="1" begin="16" end="16" resetval="0x0" description="Transmitter reset bit resets or enables the transmitter." range="" rwaccess="RW"/>
    <bitfield id="DLB" width="1" begin="15" end="15" resetval="0x0" description="Digital loop back mode enable bit." range="" rwaccess="RW"/>
    <bitfield id="RJUST" width="2" begin="14" end="13" resetval="0x0" description="Receive sign-extension and justification mode bit." range="" rwaccess="RW"/>
    <bitfield id="CLKSTP" width="2" begin="12" end="11" resetval="0x0" description="Clock stop mode bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="DXENA" width="1" begin="7" end="7" resetval="0x0" description="DX enabler bit. See for details on the DX enabler bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="RINTM" width="2" begin="5" end="4" resetval="0x0" description="Receive interrupt (RINT) mode bit." range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="3" end="3" resetval="0x0" description="Receive synchronization error bit. Writing a 1 to RSYNCERR sets the error condition when the receiver is enabled (RRST = 1). Thus, it is used mainly for testing purposes or if this operation is desired." range="" rwaccess="RW"/>
    <bitfield id="RFULL" width="1" begin="2" end="2" resetval="0x0" description="Receive shift register full bit." range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="1" end="1" resetval="0x0" description="Receiver ready bit." range="" rwaccess="R"/>
    <bitfield id="RRST" width="1" begin="0" end="0" resetval="0x0" description="Receiver reset bit resets or enables the receiver." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_RCR" acronym="MCBSP_RCR" offset="0xC" width="32" description="">
    <bitfield id="RPHASE" width="1" begin="31" end="31" resetval="0x0" description="Receive phases bit." range="" rwaccess="RW"/>
    <bitfield id="RFRLEN2" width="7" begin="30" end="24" resetval="0x0" description="Specifies the receive frame length (number of words) in phase 2." range="" rwaccess="RW"/>
    <bitfield id="RWDLEN2" width="3" begin="23" end="21" resetval="0x0" description="Specifies the receive word length (number of bits) in phase 2." range="" rwaccess="RW"/>
    <bitfield id="RCOMPAND" width="2" begin="20" end="19" resetval="0x0" description="Receive companding mode bit. Modes other than 00 are only enabled when RWDLEN1/2 bit is 000 (indicating 8-bit data)." range="" rwaccess="RW"/>
    <bitfield id="RFIG" width="1" begin="18" end="18" resetval="0x0" description="Receive frame ignore bit." range="" rwaccess="RW"/>
    <bitfield id="RDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Receive data delay bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="RFRLEN1" width="7" begin="14" end="8" resetval="0x0" description="Specifies the receive frame length (number of words) in phase 1." range="" rwaccess="RW"/>
    <bitfield id="RWDLEN1" width="3" begin="7" end="5" resetval="0x0" description="Specifies the receive word length (number of bits) in phase 1." range="" rwaccess="RW"/>
    <bitfield id="RWDREVRS" width="1" begin="4" end="4" resetval="0x0" description="Receive 32-bit reversal enable bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
  </register>
  <register id="MCBSP_XCR" acronym="MCBSP_XCR" offset="0x10" width="32" description="">
    <bitfield id="XPHASE" width="1" begin="31" end="31" resetval="0x0" description="Transmit phases bit." range="" rwaccess="RW"/>
    <bitfield id="XFRLEN2" width="7" begin="30" end="24" resetval="0x0" description="Specifies the transmit frame length (number of words) in phase 2." range="" rwaccess="RW"/>
    <bitfield id="XWDLEN2" width="3" begin="23" end="21" resetval="0x0" description="Specifies the transmit word length (number of bits) in phase 2." range="" rwaccess="RW"/>
    <bitfield id="XCOMPAND" width="2" begin="20" end="19" resetval="0x0" description="Transmit companding mode bit. Modes other than 00 are only enabled when XWDLEN1/2 bit is 000 (indicating 8-bit data)." range="" rwaccess="RW"/>
    <bitfield id="XFIG" width="1" begin="18" end="18" resetval="0x0" description="Transmit frame ignore bit." range="" rwaccess="RW"/>
    <bitfield id="XDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Transmit data delay bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="XFRLEN1" width="7" begin="14" end="8" resetval="0x0" description="Specifies the transmit frame length (number of words) in phase 1." range="" rwaccess="RW"/>
    <bitfield id="XWDLEN1" width="3" begin="7" end="5" resetval="0x0" description="Specifies the transmit word length (number of bits) in phase 1." range="" rwaccess="RW"/>
    <bitfield id="XWDREVRS" width="1" begin="4" end="4" resetval="0x0" description="Transmit 32-bit reversal feature enable bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
  </register>
  <register id="MCBSP_SRGR" acronym="MCBSP_SRGR" offset="0x14" width="32" description="">
    <bitfield id="GSYNC" width="1" begin="31" end="31" resetval="0x0" description="Sample-rate generator clock synchronization bit is only used when CLKS drives the sample-rate generator clock (CLKSM = 0)." range="" rwaccess="RW"/>
    <bitfield id="CLKSP" width="1" begin="30" end="30" resetval="0x0" description="CLKS polarity clock edge select bit is only used when CLKS drives the sample-rate generator clock (CLKSM = 0)." range="" rwaccess="RW"/>
    <bitfield id="CLKSM" width="1" begin="29" end="29" resetval="0x1" description="Sample rate generator input clock mode bit. The sample rate generator can accept an input clock signal and divide it down according to CLKGDV to produce an output clock signal, CLKG. The frequency of CLKG is: CLKSM is used in conjunction with the SCLKME bit in the pin control register ( A DSP reset selects the McBSP internal input clock as the input clock and forces the CLKG frequency to 1/2 the McBSP internal input clock frequency.For more information about choosing an Input Clock for Sample Rate Generator with SCLKME bit see ." range="" rwaccess="RW"/>
    <bitfield id="FSGM" width="1" begin="28" end="28" resetval="0x0" description="Sample-rate generator transmit frame-synchronization mode bit is only used when FSXM = 1 inMCBSP_PCR." range="" rwaccess="RW"/>
    <bitfield id="FPER" width="12" begin="27" end="16" resetval="0x0" description="0-FFFh = Frame period value plus 1 specifies when the next frame-sync signal becomes active. Range is 1 to 4096 sample-rate generator clock (CLKG) periods." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="8" begin="15" end="8" resetval="0x0" description="0-FFh = Frame width value plus 1 specifies the width of the frame-sync pulse (FSG) during its active period." range="" rwaccess="RW"/>
    <bitfield id="CLKGDV" width="8" begin="7" end="0" resetval="0x1" description="0-FFh = Sample-rate generator clock (CLKG) divider value is used as the divide-down number to generate the required sample-rate generator clock frequency." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_MCR" acronym="MCBSP_MCR" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XMCME" width="1" begin="25" end="25" resetval="0x0" description="Transmit multichannel partition mode bit. XMCME is only applicable if channels can be individually disabled/enabled or masked/unmasked for transmission (XMCM is nonzero). XMCME determines whether only 32 channels or all 128 channels are to be individually selectable.0 = 2-partition mode. Only partitions A and B are used. You can control up to 32 channels in the transmit multichannel selection mode selected with the XMCM bit. 1 = 8-partition mode. All partitions (A through H) are used. You can control up to 128 channels in the transmit multichannel selection mode selected with the XMCM bit. You control the channels with the appropriate enhanced transmit channel enable register (XCEREn):" range="" rwaccess="RW"/>
    <bitfield id="XPBBLK" width="2" begin="24" end="23" resetval="0x0" description="Transmit partition B block bit.XPBBLK is only applicable if channels can be individually disabled/enabled and masked/unmasked (XMCM is nonzero) and the 2-partition mode is selected (XMCME = 0). Under these conditions, the McBSP transmitter can transmit or withhold data in any of the 32 channels that are assigned to partitions A and B of the transmitter. The 128 transmit channels of the McBSP are divided equally among 8 blocks (0 through 7). When XPBBLK is applicable, use the XPBBLK bit to assign one of the odd-numbered blocks (1, 3, 5, or 7) to partition B; use the XPABLK bit to assign one of the even-numbered blocks (0, 2, 4, or 6) to partition A. If you want to use more than 32 channels, you can change block assignments dynamically. You can assign a new block to one partition while the transmitter is handling activity in the other partition. For example, while the block in partition A is active, you can change which block is assigned to partition B. The XCBLK bit is regularly updated to indicate which block is active. When XMCM = 3h (for symmetric transmission and reception), the transmitter uses the receive block bits (RPABLK and RPBBLK) rather than the transmit block bits (XPABLK and XPBBLK)." range="" rwaccess="RW"/>
    <bitfield id="XPABLK" width="2" begin="22" end="21" resetval="0x0" description="Transmit partition A block bit.XPABLK is only applicable if channels can be individually disabled/enabled and masked/unmasked (XMCM is nonzero) and the 2-partition mode is selected (XMCME = 0). Under these conditions, the McBSP transmitter can transmit or withhold data in any of the 32 channels that are assigned to partitions A and B of the transmitter. See the XPBBLK bit description for more information about assigning blocks to partitions A and B." range="" rwaccess="RW"/>
    <bitfield id="XCBLK" width="3" begin="20" end="18" resetval="0x0" description="Transmit current block indicator. XCBLK indicates which block of 16 channels is involved in the current McBSP transmission." range="" rwaccess="R"/>
    <bitfield id="XMCM" width="2" begin="17" end="16" resetval="0x0" description="Transmit multichannel selection mode bit. XMCM determines whether all channels or only selected channels are enabled and unmasked for transmission." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RMCME" width="1" begin="9" end="9" resetval="0x0" description="Receive multichannel partition mode bit. RMCME is only applicable if channels can be individually disabled/enabled for reception (RMCM = 1). RMCME determines whether only 32 channels or all 128 channels are to be individually selectable.0 = 2-partition mode. Only partitions A and B are used. You can control up to 32 channels in the receive multichannel selection mode (RMCM = 1). Assign 16 channels to partition A with the RPABLK bit and assign 16 channels to partition B with the RPBBLK bit. You control the channels with the enhanced receive channel enable register partition A/B ( 1 = You can control up to 128 channels in the receive multichannel selection mode. You control the channels with the appropriate enhanced receive channel enable register (RCEREn):" range="" rwaccess="RW"/>
    <bitfield id="RPBBLK" width="2" begin="8" end="7" resetval="0x0" description="Receive partition B block bit.RPBBLK is only applicable if channels can be individually disabled/enabled (RMCM = 1) and the 2-partition mode is selected (RMCME = 0). Under these conditions, the McBSP receiver can accept or ignore data in any of the 32 channels that are assigned to partitions A and B of the receiver. The 128 receive channels of the McBSP are divided equally among 8 blocks (0 through 7). When RPBBLK is applicable, use the RPBBLK bit to assign one of the odd-numbered blocks (1, 3, 5, or 7) to partition B; use the RPABLK bit to assign one of the even-numbered blocks (0, 2, 4, or 6) to partition A. If you want to use more than 32 channels, you can change block assignments dynamically. You can assign a new block to one partition while the receiver is handling activity in the other partition. For example, while the block in partition A is active, you can change which block is assigned to partition B. The RCBLK bit is regularly updated to indicate which block is active. When XMCM = 3h (for symmetric transmission and reception), the transmitter uses the receive block bits (RPABLK and RPBBLK) rather than the transmit block bits (XPABLK and XPBBLK)." range="" rwaccess="RW"/>
    <bitfield id="RPABLK" width="2" begin="6" end="5" resetval="0x0" description="Receive partition A block bit.RPABLK is only applicable if channels can be individually disabled/enabled (RMCM = 1) and the 2-partition mode is selected (RMCME = 0). Under these conditions, the McBSP receiver can accept or ignore data in any of the 32 channels that are assigned to partitions A and B of the receiver. See the RPBBLK bit description for more information about assigning blocks to partitions A and B." range="" rwaccess="RW"/>
    <bitfield id="RCBLK" width="3" begin="4" end="2" resetval="0x0" description="Receive current block indicator. RCBLK indicates which block of 16 channels is involved in the current McBSP reception." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RMCM" width="1" begin="0" end="0" resetval="0x0" description="Receive multichannel selection mode bit. RMCM determines whether all channels or only selected channels are enabled for reception. The only channels enabled are those selected in the appropriate enhanced receive channel enable register (RCERE" range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_RCERE0" acronym="MCBSP_RCERE0" offset="0x1C" width="32" description="">
    <bitfield id="RCE31" width="1" begin="31" end="31" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE30" width="1" begin="30" end="30" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE29" width="1" begin="29" end="29" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE28" width="1" begin="28" end="28" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE27" width="1" begin="27" end="27" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE26" width="1" begin="26" end="26" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE25" width="1" begin="25" end="25" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE24" width="1" begin="24" end="24" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE23" width="1" begin="23" end="23" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE22" width="1" begin="22" end="22" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE21" width="1" begin="21" end="21" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE20" width="1" begin="20" end="20" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE19" width="1" begin="19" end="19" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE18" width="1" begin="18" end="18" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE17" width="1" begin="17" end="17" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE16" width="1" begin="16" end="16" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE15" width="1" begin="15" end="15" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE14" width="1" begin="14" end="14" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE13" width="1" begin="13" end="13" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE12" width="1" begin="12" end="12" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE11" width="1" begin="11" end="11" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE10" width="1" begin="10" end="10" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE9" width="1" begin="9" end="9" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE8" width="1" begin="8" end="8" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE7" width="1" begin="7" end="7" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE6" width="1" begin="6" end="6" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE5" width="1" begin="5" end="5" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE4" width="1" begin="4" end="4" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE3" width="1" begin="3" end="3" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE2" width="1" begin="2" end="2" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE1" width="1" begin="1" end="1" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE0" width="1" begin="0" end="0" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_XCERE0" acronym="MCBSP_XCERE0" offset="0x20" width="32" description="">
    <bitfield id="XCE31" width="1" begin="31" end="31" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE30" width="1" begin="30" end="30" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE29" width="1" begin="29" end="29" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE28" width="1" begin="28" end="28" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE27" width="1" begin="27" end="27" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE26" width="1" begin="26" end="26" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE25" width="1" begin="25" end="25" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE24" width="1" begin="24" end="24" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE23" width="1" begin="23" end="23" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE22" width="1" begin="22" end="22" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE21" width="1" begin="21" end="21" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE20" width="1" begin="20" end="20" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE19" width="1" begin="19" end="19" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE18" width="1" begin="18" end="18" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE17" width="1" begin="17" end="17" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE16" width="1" begin="16" end="16" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE15" width="1" begin="15" end="15" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE14" width="1" begin="14" end="14" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE13" width="1" begin="13" end="13" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE12" width="1" begin="12" end="12" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE11" width="1" begin="11" end="11" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE10" width="1" begin="10" end="10" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE9" width="1" begin="9" end="9" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE8" width="1" begin="8" end="8" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE7" width="1" begin="7" end="7" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE6" width="1" begin="6" end="6" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE5" width="1" begin="5" end="5" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE4" width="1" begin="4" end="4" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE3" width="1" begin="3" end="3" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE2" width="1" begin="2" end="2" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE1" width="1" begin="1" end="1" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE0" width="1" begin="0" end="0" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_PCR" acronym="MCBSP_PCR" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect. If writing to bit [12] and bit [13] in this field, always write the default value of 0 to ensure proper McBSP operation." range="" rwaccess="R"/>
    <bitfield id="FSXM" width="1" begin="11" end="11" resetval="0x0" description="Transmit frame-synchronization mode bit." range="" rwaccess="RW"/>
    <bitfield id="FSRM" width="1" begin="10" end="10" resetval="0x0" description="Receive frame-synchronization mode bit." range="" rwaccess="RW"/>
    <bitfield id="CLKXM" width="1" begin="9" end="9" resetval="0x0" description="Transmit clock mode bit. When CLKSTP bit inMCBSP_SPCR is cleared to 0:" range="" rwaccess="RW"/>
    <bitfield id="CLKRM" width="1" begin="8" end="8" resetval="0x0" description="Receive clock mode bit." range="" rwaccess="RW"/>
    <bitfield id="SCLKME" width="1" begin="7" end="7" resetval="0x0" description="Sample rate generator input clock mode bit. The sample rate generator can produce a clock signal, CLKG. The frequency of CLKG is: SCLKME is used in conjunction with the CLKSM bit in the sample rate generator register ( A DSP reset selects the McBSP internal input clock as the input clock and forces the CLKG frequency to 1/2 the McBSP internal input clock frequency. 0 = The input clock for the sample rate generator is taken from the CLKS or from the McBSP internal input clock, depending on the value of the CLKSM bit in 1 = The input clock for the sample rate generator is taken from the CLKR pin or from the CLKX pin, depending on the value of the CLKSM bit in For more information about choosing an Input Clock for Sample Rate Generator with CLKSM bit see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect. If writing to bit [6] in this field, always write the default value of 0 to ensure proper McBSP operation." range="" rwaccess="R"/>
    <bitfield id="FSXP" width="1" begin="3" end="3" resetval="0x0" description="Transmit frame-synchronization polarity bit." range="" rwaccess="RW"/>
    <bitfield id="FSRP" width="1" begin="2" end="2" resetval="0x0" description="Receive frame-synchronization polarity bit." range="" rwaccess="RW"/>
    <bitfield id="CLKXP" width="1" begin="1" end="1" resetval="0x0" description="Transmit clock polarity bit." range="" rwaccess="RW"/>
    <bitfield id="CLKRP" width="1" begin="0" end="0" resetval="0x0" description="Receive clock polarity bit." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_RCERE1" acronym="MCBSP_RCERE1" offset="0x28" width="32" description="">
    <bitfield id="RCE31" width="1" begin="31" end="31" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE30" width="1" begin="30" end="30" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE29" width="1" begin="29" end="29" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE28" width="1" begin="28" end="28" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE27" width="1" begin="27" end="27" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE26" width="1" begin="26" end="26" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE25" width="1" begin="25" end="25" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE24" width="1" begin="24" end="24" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE23" width="1" begin="23" end="23" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE22" width="1" begin="22" end="22" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE21" width="1" begin="21" end="21" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE20" width="1" begin="20" end="20" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE19" width="1" begin="19" end="19" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE18" width="1" begin="18" end="18" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE17" width="1" begin="17" end="17" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE16" width="1" begin="16" end="16" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE15" width="1" begin="15" end="15" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE14" width="1" begin="14" end="14" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE13" width="1" begin="13" end="13" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE12" width="1" begin="12" end="12" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE11" width="1" begin="11" end="11" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE10" width="1" begin="10" end="10" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE9" width="1" begin="9" end="9" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE8" width="1" begin="8" end="8" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE7" width="1" begin="7" end="7" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE6" width="1" begin="6" end="6" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE5" width="1" begin="5" end="5" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE4" width="1" begin="4" end="4" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE3" width="1" begin="3" end="3" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE2" width="1" begin="2" end="2" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE1" width="1" begin="1" end="1" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE0" width="1" begin="0" end="0" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_XCERE1" acronym="MCBSP_XCERE1" offset="0x2C" width="32" description="">
    <bitfield id="XCE31" width="1" begin="31" end="31" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE30" width="1" begin="30" end="30" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE29" width="1" begin="29" end="29" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE28" width="1" begin="28" end="28" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE27" width="1" begin="27" end="27" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE26" width="1" begin="26" end="26" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE25" width="1" begin="25" end="25" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE24" width="1" begin="24" end="24" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE23" width="1" begin="23" end="23" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE22" width="1" begin="22" end="22" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE21" width="1" begin="21" end="21" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE20" width="1" begin="20" end="20" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE19" width="1" begin="19" end="19" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE18" width="1" begin="18" end="18" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE17" width="1" begin="17" end="17" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE16" width="1" begin="16" end="16" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE15" width="1" begin="15" end="15" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE14" width="1" begin="14" end="14" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE13" width="1" begin="13" end="13" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE12" width="1" begin="12" end="12" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE11" width="1" begin="11" end="11" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE10" width="1" begin="10" end="10" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE9" width="1" begin="9" end="9" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE8" width="1" begin="8" end="8" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE7" width="1" begin="7" end="7" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE6" width="1" begin="6" end="6" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE5" width="1" begin="5" end="5" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE4" width="1" begin="4" end="4" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE3" width="1" begin="3" end="3" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE2" width="1" begin="2" end="2" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE1" width="1" begin="1" end="1" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE0" width="1" begin="0" end="0" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_RCERE2" acronym="MCBSP_RCERE2" offset="0x30" width="32" description="">
    <bitfield id="RCE31" width="1" begin="31" end="31" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE30" width="1" begin="30" end="30" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE29" width="1" begin="29" end="29" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE28" width="1" begin="28" end="28" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE27" width="1" begin="27" end="27" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE26" width="1" begin="26" end="26" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE25" width="1" begin="25" end="25" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE24" width="1" begin="24" end="24" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE23" width="1" begin="23" end="23" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE22" width="1" begin="22" end="22" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE21" width="1" begin="21" end="21" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE20" width="1" begin="20" end="20" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE19" width="1" begin="19" end="19" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE18" width="1" begin="18" end="18" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE17" width="1" begin="17" end="17" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE16" width="1" begin="16" end="16" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE15" width="1" begin="15" end="15" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE14" width="1" begin="14" end="14" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE13" width="1" begin="13" end="13" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE12" width="1" begin="12" end="12" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE11" width="1" begin="11" end="11" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE10" width="1" begin="10" end="10" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE9" width="1" begin="9" end="9" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE8" width="1" begin="8" end="8" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE7" width="1" begin="7" end="7" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE6" width="1" begin="6" end="6" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE5" width="1" begin="5" end="5" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE4" width="1" begin="4" end="4" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE3" width="1" begin="3" end="3" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE2" width="1" begin="2" end="2" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE1" width="1" begin="1" end="1" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE0" width="1" begin="0" end="0" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_XCERE2" acronym="MCBSP_XCERE2" offset="0x34" width="32" description="">
    <bitfield id="XCE31" width="1" begin="31" end="31" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE30" width="1" begin="30" end="30" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE29" width="1" begin="29" end="29" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE28" width="1" begin="28" end="28" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE27" width="1" begin="27" end="27" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE26" width="1" begin="26" end="26" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE25" width="1" begin="25" end="25" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE24" width="1" begin="24" end="24" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE23" width="1" begin="23" end="23" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE22" width="1" begin="22" end="22" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE21" width="1" begin="21" end="21" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE20" width="1" begin="20" end="20" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE19" width="1" begin="19" end="19" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE18" width="1" begin="18" end="18" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE17" width="1" begin="17" end="17" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE16" width="1" begin="16" end="16" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE15" width="1" begin="15" end="15" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE14" width="1" begin="14" end="14" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE13" width="1" begin="13" end="13" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE12" width="1" begin="12" end="12" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE11" width="1" begin="11" end="11" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE10" width="1" begin="10" end="10" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE9" width="1" begin="9" end="9" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE8" width="1" begin="8" end="8" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE7" width="1" begin="7" end="7" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE6" width="1" begin="6" end="6" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE5" width="1" begin="5" end="5" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE4" width="1" begin="4" end="4" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE3" width="1" begin="3" end="3" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE2" width="1" begin="2" end="2" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE1" width="1" begin="1" end="1" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE0" width="1" begin="0" end="0" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_RCERE3" acronym="MCBSP_RCERE3" offset="0x38" width="32" description="">
    <bitfield id="RCE31" width="1" begin="31" end="31" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE30" width="1" begin="30" end="30" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE29" width="1" begin="29" end="29" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE28" width="1" begin="28" end="28" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE27" width="1" begin="27" end="27" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE26" width="1" begin="26" end="26" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE25" width="1" begin="25" end="25" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE24" width="1" begin="24" end="24" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE23" width="1" begin="23" end="23" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE22" width="1" begin="22" end="22" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE21" width="1" begin="21" end="21" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE20" width="1" begin="20" end="20" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE19" width="1" begin="19" end="19" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE18" width="1" begin="18" end="18" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE17" width="1" begin="17" end="17" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE16" width="1" begin="16" end="16" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE15" width="1" begin="15" end="15" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE14" width="1" begin="14" end="14" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE13" width="1" begin="13" end="13" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE12" width="1" begin="12" end="12" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE11" width="1" begin="11" end="11" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE10" width="1" begin="10" end="10" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE9" width="1" begin="9" end="9" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE8" width="1" begin="8" end="8" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE7" width="1" begin="7" end="7" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE6" width="1" begin="6" end="6" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE5" width="1" begin="5" end="5" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE4" width="1" begin="4" end="4" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE3" width="1" begin="3" end="3" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE2" width="1" begin="2" end="2" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE1" width="1" begin="1" end="1" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
    <bitfield id="RCE0" width="1" begin="0" end="0" resetval="0x0" description="Receive channel enable bit. For receive multichannel selection mode (RMCM = 1 inMCBSP_MCR)." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_XCERE3" acronym="MCBSP_XCERE3" offset="0x3C" width="32" description="">
    <bitfield id="XCE31" width="1" begin="31" end="31" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE30" width="1" begin="30" end="30" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE29" width="1" begin="29" end="29" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE28" width="1" begin="28" end="28" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE27" width="1" begin="27" end="27" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE26" width="1" begin="26" end="26" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE25" width="1" begin="25" end="25" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE24" width="1" begin="24" end="24" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE23" width="1" begin="23" end="23" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE22" width="1" begin="22" end="22" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE21" width="1" begin="21" end="21" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE20" width="1" begin="20" end="20" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE19" width="1" begin="19" end="19" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE18" width="1" begin="18" end="18" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE17" width="1" begin="17" end="17" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE16" width="1" begin="16" end="16" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE15" width="1" begin="15" end="15" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE14" width="1" begin="14" end="14" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE13" width="1" begin="13" end="13" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE12" width="1" begin="12" end="12" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE11" width="1" begin="11" end="11" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE10" width="1" begin="10" end="10" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE9" width="1" begin="9" end="9" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE8" width="1" begin="8" end="8" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE7" width="1" begin="7" end="7" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE6" width="1" begin="6" end="6" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE5" width="1" begin="5" end="5" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE4" width="1" begin="4" end="4" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE3" width="1" begin="3" end="3" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE2" width="1" begin="2" end="2" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE1" width="1" begin="1" end="1" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
    <bitfield id="XCE0" width="1" begin="0" end="0" resetval="0x0" description="Transmit channel enable bit. The role of this bit depends on which transmit multichannel mode is selected with the XMCM bit inMCBSP_MCR" range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_BFIFOREV" acronym="MCBSP_BFIFOREV" offset="0x80" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x44311100" description="TI internal data. Identifies revision of Buffer FIFO." range="" rwaccess="R"/>
  </register>
  <register id="MCBSP_WFIFOCTL" acronym="MCBSP_WFIFOCTL" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WENA" width="1" begin="16" end="16" resetval="0x0" description="Write FIFO enable bit." range="" rwaccess="RW"/>
    <bitfield id="WNUMEVT" width="8" begin="15" end="8" resetval="0x2" description="Write word count per DMA event (32-bit). When the Write FIFO has space for at leastWNUMEVT words of data, then an XEVT (transmit DMA event) is generated to the host/DMA controller. This value must be set prior to enabling the Write FIFO." range="" rwaccess="RW"/>
    <bitfield id="WNUMDMA" width="8" begin="7" end="0" resetval="0x4" description="Write word count per transfer (32-bit words). Upon a transmit DMA event from the McBSP, WNUMDMA words are transferred from the Write FIFO to the McBSP. This value must be set prior to enabling the Write FIFO." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_WFIFOSTS" acronym="MCBSP_WFIFOSTS" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WLVL" width="8" begin="7" end="0" resetval="0x0" description="Write level. Number of 32-bit words currently in the Write FIFO." range="" rwaccess="R"/>
  </register>
  <register id="MCBSP_RFIFOCTL" acronym="MCBSP_RFIFOCTL" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RENA" width="1" begin="16" end="16" resetval="0x0" description="Read FIFO enable bit." range="" rwaccess="RW"/>
    <bitfield id="RNUMEVT" width="8" begin="15" end="8" resetval="0x2" description="Read word count per DMA event (32-bit). When the Read FIFO contains at leastRNUMEVT words of data, then an REVT (receive DMA event) is generated to the host/DMA controller. This value must be set prior to enabling the Read FIFO." range="" rwaccess="RW"/>
    <bitfield id="RNUMDMA" width="8" begin="7" end="0" resetval="0x4" description="Read word count per transfer (32-bit words). Upon a receive DMA event from the McBSP, the Read FIFO readsRNUMDMA words from the McBSP. This value must be set prior to enabling the Read FIFO." range="" rwaccess="RW"/>
  </register>
  <register id="MCBSP_RFIFOSTS" acronym="MCBSP_RFIFOSTS" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RLVL" width="8" begin="7" end="0" resetval="0x0" description="Read level. Number of 32-bit words currently in the Read FIFO." range="" rwaccess="R"/>
  </register>
</module>
