INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/design/mips_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/design/cpu/intf/alu_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/design/cpu/exec_stg/alu/alu.sv" into library work
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/clk_reset/clk_reset_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/clk_reset/clk_reset_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/alu_in/alu_in_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/alu_in/alu_in_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/alu_out/alu_out_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/alu_out/alu_out_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/muvc/alu/alu_env_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/stim/alu/alu_stim_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/model/alu/sv/alu_tb_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/model/alu/sv/tb_top.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_top
