void F_1 ( void )\r\n{\r\nif ( V_1 )\r\nF_2 ( 0x0 , V_1 + V_2 ) ;\r\n}\r\nvoid F_3 ( void )\r\n{\r\nif ( V_1 )\r\nF_2 ( 0x1 , V_1 + V_2 ) ;\r\n}\r\nbool F_4 ( void )\r\n{\r\nreturn ! ( F_5 ( V_1 + V_2 ) & 0x1 ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nT_1 V_3 = F_5 ( V_4 + V_5 ) ;\r\nT_1 V_6 = F_5 ( V_1 + V_7 ) ;\r\nT_1 V_8 = F_5 ( V_4 + V_9 ) ;\r\nif ( V_3 && ! ( V_6 & F_7 ( V_10 ) ) ) {\r\nF_8 ( L_1 , V_11 ) ;\r\nF_2 ( 1 , V_4 + V_5 ) ;\r\nif ( ! ( V_8 & V_12 ) ) {\r\nF_2 ( 1 , V_4 + V_13 ) ;\r\nV_8 |= V_14 ;\r\nF_2 ( V_8 , V_4 + V_9 ) ;\r\n}\r\n}\r\n}\r\nvoid T_2 * F_9 ( void )\r\n{\r\nreturn V_15 ;\r\n}\r\nvoid F_10 ( unsigned long V_16 , unsigned V_17 )\r\n{\r\nunsigned V_18 ;\r\nswitch ( V_17 ) {\r\ncase V_19 :\r\nV_18 = V_20 ;\r\nbreak;\r\ncase V_21 :\r\nV_18 = V_22 ;\r\nbreak;\r\ncase V_23 :\r\nV_18 = V_24 ;\r\nbreak;\r\ncase V_25 :\r\nV_18 = V_26 ;\r\nbreak;\r\ncase V_27 :\r\nF_11 ( L_2 ) ;\r\nreturn;\r\ndefault:\r\nF_12 ( 1 , L_3 , V_17 ) ;\r\nreturn;\r\n}\r\nF_13 ( V_18 , V_16 ) ;\r\n}\r\nint T_3 F_14 ( void )\r\n{\r\nV_15 = F_15 ( V_28 , V_29 ) ;\r\nif ( F_16 ( ! V_15 ) )\r\nreturn - V_30 ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 * F_17 ( void )\r\n{\r\nreturn V_31 ;\r\n}\r\nstatic int T_3 F_18 ( void )\r\n{\r\nunsigned long V_32 ;\r\nif ( F_19 () )\r\nV_32 = V_33 ;\r\nelse if ( F_20 () )\r\nV_32 = V_34 ;\r\nelse\r\nreturn - V_30 ;\r\nV_31 = F_15 ( V_32 , V_35 ) ;\r\nif ( F_16 ( ! V_31 ) )\r\nreturn - V_30 ;\r\nreturn 0 ;\r\n}\r\nunsigned int F_21 ( unsigned int V_36 )\r\n{\r\nstruct V_37 V_38 ;\r\nunsigned int V_39 ;\r\nif ( ! V_40 )\r\nV_40 = F_22 ( NULL , V_41 ) ;\r\nif ( F_16 ( ! V_40 ) )\r\nreturn V_36 ;\r\nV_38 . V_42 = V_40 ;\r\nV_38 . V_43 = 3 ;\r\nV_38 . args [ 0 ] = 0 ;\r\nV_38 . args [ 1 ] = V_36 - V_44 ;\r\nV_38 . args [ 2 ] = V_45 ;\r\nV_39 = F_23 ( & V_38 ) ;\r\nif ( F_16 ( ! V_39 ) )\r\nV_39 = V_36 ;\r\nreturn V_39 ;\r\n}\r\nvoid T_3 F_24 ( void )\r\n{\r\nstruct V_46 * V_42 ;\r\nV_40 = F_22 ( NULL , V_41 ) ;\r\nif ( F_16 ( ! V_40 ) ) {\r\nF_25 ( L_4 ) ;\r\nF_25 ( L_5 ) ;\r\n}\r\nif ( ! F_26 () )\r\ngoto V_47;\r\nV_42 = F_27 ( NULL , NULL , L_6 ) ;\r\nV_1 = F_28 ( V_42 , 0 ) ;\r\nF_16 ( ! V_1 ) ;\r\nV_42 = F_27 ( NULL , NULL , L_7 ) ;\r\nV_4 = F_28 ( V_42 , 0 ) ;\r\nF_16 ( ! V_4 ) ;\r\nV_47:\r\nF_29 () ;\r\n}
