Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 25 21:14:47 2021
| Host         : DESKTOP-M660UKK running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   29        [get_cells {u_cpu/u_control_unit/px_*_reg[*]}]
                                              [get_cells u_dvi_display/u_frame_buffer/*]
                                                                              Slow             20.000       8.281     11.719
2   31        [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*]
                                              [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}]
                                                                              Slow              8.000       5.333      2.667


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {u_cpu/u_control_unit/px_*_reg[*]}] -to [get_cells u_dvi_display/u_frame_buffer/*] 20.000
Requirement: 20.000ns
Endpoints: 865

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cpu_clk               pixel_clk             u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
                                                                            u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/DIADI[0]
                                                                                                            Slow         8.281     11.719


Slack (MET) :             11.719ns  (requirement - actual skew)
  Endpoint Source:        u_cpu/u_control_unit/px_address_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Endpoint Destination:   u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Source:       u_cpu/u_control_unit/px_write_data_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Destination:  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    5.897ns
  Reference Relative Delay:  -2.563ns
  Relative CRPR:              0.598ns
  Uncertainty:                0.419ns
  Actual Bus Skew:            8.281ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.978    -0.738    u_cpu/u_control_unit/clk
    SLICE_X102Y102       FDCE                                         r  u_cpu/u_control_unit/px_address_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.518    -0.220 r  u_cpu/u_control_unit/px_address_r_reg[15]/Q
                         net (fo=4, routed)           1.036     0.816    u_dvi_display/u_frame_buffer/px_row_address[7]
    SLICE_X102Y92        LUT4 (Prop_lut4_I3_O)        0.124     0.940 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          6.020     6.959    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574     1.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.000     1.577    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     1.062    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         data arrival                           6.959    
                         clock arrival                          1.062    
  -------------------------------------------------------------------
                         relative delay                         5.897    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    -1.389    u_cpu/u_control_unit/clk
    SLICE_X99Y109        FDCE                                         r  u_cpu/u_control_unit/px_write_data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDCE (Prop_fdce_C_Q)         0.367    -1.022 r  u_cpu/u_control_unit/px_write_data_r_reg[21]/Q
                         net (fo=3, routed)           0.878    -0.143    u_dvi_display/u_frame_buffer/px_write_data[21]
    RAMB36_X5Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.011     2.014    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/CLKARDCLK
                         clock pessimism              0.000     2.014    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.419    u_dvi_display/u_frame_buffer/fb_memory_reg_0_21
  -------------------------------------------------------------------
                         data arrival                          -0.143    
                         clock arrival                          2.419    
  -------------------------------------------------------------------
                         relative delay                        -2.563    



Id: 2
set_bus_skew -from [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*] -to [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pixel_clk             cpu_clk               u_cpu/u_control_unit/px_read_data_r_reg[12]/D
                                                                            u_cpu/u_control_unit/px_read_data_r_reg[8]/D
                                                                                                            Slow         5.333      2.667


Slack (MET) :             2.667ns  (requirement - actual skew)
  Endpoint Source:        u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Endpoint Destination:   u_cpu/u_control_unit/px_read_data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Source:       u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Destination:  u_cpu/u_control_unit/px_read_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    10.211ns
  Reference Relative Delay:   4.754ns
  Relative CRPR:              0.598ns
  Uncertainty:                0.474ns
  Actual Bus Skew:            5.333ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.018     2.021    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y28         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.893 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.959    u_dvi_display/u_frame_buffer/fb_memory_reg_0_12_n_0
    RAMB36_X4Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.384 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_12/DOADO[0]
                         net (fo=2, routed)           3.347     8.731    u_cpu/u_control_unit/px_read_data[12]
    SLICE_X103Y105       LUT6 (Prop_lut6_I0_O)        0.124     8.855 r  u_cpu/u_control_unit/px_read_data_r[12]_i_1/O
                         net (fo=1, routed)           0.000     8.855    u_cpu/u_control_unit/px_read_data_nxt[12]
    SLICE_X103Y105       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.783    -1.386    u_cpu/u_control_unit/clk
    SLICE_X103Y105       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[12]/C
                         clock pessimism              0.000    -1.386    
    SLICE_X103Y105       FDCE (Setup_fdce_C_D)        0.029    -1.357    u_cpu/u_control_unit/px_read_data_r_reg[12]
  -------------------------------------------------------------------
                         data arrival                           8.855    
                         clock arrival                         -1.357    
  -------------------------------------------------------------------
                         relative delay                        10.211    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.654     1.657    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353     3.010 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/DOADO[0]
                         net (fo=2, routed)           1.174     4.185    u_cpu/u_control_unit/px_read_data[8]
    SLICE_X105Y102       LUT6 (Prop_lut6_I0_O)        0.100     4.285 r  u_cpu/u_control_unit/px_read_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     4.285    u_cpu/u_control_unit/px_read_data_nxt[8]
    SLICE_X105Y102       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.978    -0.738    u_cpu/u_control_unit/clk
    SLICE_X105Y102       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[8]/C
                         clock pessimism              0.000    -0.738    
    SLICE_X105Y102       FDCE (Hold_fdce_C_D)         0.269    -0.469    u_cpu/u_control_unit/px_read_data_r_reg[8]
  -------------------------------------------------------------------
                         data arrival                           4.285    
                         clock arrival                         -0.469    
  -------------------------------------------------------------------
                         relative delay                         4.754    



