Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 22 20:45:04 2022
| Host         : DESKTOP-864GRHJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_1hz/clk_1hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.859        0.000                      0                  190        0.083        0.000                      0                  190       41.160        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.859        0.000                      0                  190        0.083        0.000                      0                  190       41.160        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.859ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.789%)  route 3.155ns (79.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.798     9.153    clk_1hz/clear
    SLICE_X3Y99          FDRE                                         r  clk_1hz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.510    88.204    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clk_1hz/counter_reg[20]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    88.011    clk_1hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.011    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 78.859    

Slack (MET) :             78.859ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.789%)  route 3.155ns (79.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.798     9.153    clk_1hz/clear
    SLICE_X3Y99          FDRE                                         r  clk_1hz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.510    88.204    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clk_1hz/counter_reg[21]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    88.011    clk_1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.011    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 78.859    

Slack (MET) :             78.859ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.789%)  route 3.155ns (79.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.798     9.153    clk_1hz/clear
    SLICE_X3Y99          FDRE                                         r  clk_1hz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.510    88.204    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clk_1hz/counter_reg[22]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    88.011    clk_1hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         88.011    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 78.859    

Slack (MET) :             78.954ns  (required time - arrival time)
  Source:                 RX/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RX/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.126ns (27.390%)  route 2.985ns (72.610%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.808     5.352    RX/sysclk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  RX/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.518     5.870 f  RX/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.831     6.701    RX/r_Clock_Count_reg_n_0_[1]
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.152     6.853 r  RX/FSM_onehot_r_SM_Main[2]_i_5/O
                         net (fo=1, routed)           0.595     7.449    RX/FSM_onehot_r_SM_Main[2]_i_5_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  RX/FSM_onehot_r_SM_Main[2]_i_2/O
                         net (fo=15, routed)          0.763     8.544    RX/FSM_onehot_r_SM_Main[2]_i_2_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.124     8.668 r  RX/r_Clock_Count[10]_i_1__0/O
                         net (fo=11, routed)          0.795     9.463    RX/r_Clock_Count
    SLICE_X5Y105         FDRE                                         r  RX/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.682    88.377    RX/sysclk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  RX/r_Clock_Count_reg[4]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X5Y105         FDRE (Setup_fdre_C_CE)      -0.205    88.417    RX/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 78.954    

Slack (MET) :             78.954ns  (required time - arrival time)
  Source:                 RX/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RX/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.126ns (27.390%)  route 2.985ns (72.610%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.808     5.352    RX/sysclk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  RX/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.518     5.870 f  RX/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.831     6.701    RX/r_Clock_Count_reg_n_0_[1]
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.152     6.853 r  RX/FSM_onehot_r_SM_Main[2]_i_5/O
                         net (fo=1, routed)           0.595     7.449    RX/FSM_onehot_r_SM_Main[2]_i_5_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  RX/FSM_onehot_r_SM_Main[2]_i_2/O
                         net (fo=15, routed)          0.763     8.544    RX/FSM_onehot_r_SM_Main[2]_i_2_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.124     8.668 r  RX/r_Clock_Count[10]_i_1__0/O
                         net (fo=11, routed)          0.795     9.463    RX/r_Clock_Count
    SLICE_X5Y105         FDRE                                         r  RX/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.682    88.377    RX/sysclk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  RX/r_Clock_Count_reg[5]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X5Y105         FDRE (Setup_fdre_C_CE)      -0.205    88.417    RX/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 78.954    

Slack (MET) :             78.976ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.828ns (21.424%)  route 3.037ns (78.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.679     9.034    clk_1hz/clear
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    88.203    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[0]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    88.010    clk_1hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         88.010    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 78.976    

Slack (MET) :             78.976ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.828ns (21.424%)  route 3.037ns (78.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.679     9.034    clk_1hz/clear
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    88.203    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[1]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    88.010    clk_1hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.010    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 78.976    

Slack (MET) :             78.976ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.828ns (21.424%)  route 3.037ns (78.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.679     9.034    clk_1hz/clear
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    88.203    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[2]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    88.010    clk_1hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.010    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 78.976    

Slack (MET) :             78.976ns  (required time - arrival time)
  Source:                 clk_1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_1hz/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.828ns (21.424%)  route 3.037ns (78.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.626     5.170    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  clk_1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_1hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.487    clk_1hz/counter_reg[6]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.611 f  clk_1hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.993     7.604    clk_1hz/counter[0]_i_7_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     7.728 f  clk_1hz/counter[0]_i_3/O
                         net (fo=2, routed)           0.503     8.231    clk_1hz/counter[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.355 r  clk_1hz/counter[0]_i_1/O
                         net (fo=23, routed)          0.679     9.034    clk_1hz/clear
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    88.203    clk_1hz/sysclk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  clk_1hz/counter_reg[3]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    88.010    clk_1hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.010    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 78.976    

Slack (MET) :             78.997ns  (required time - arrival time)
  Source:                 tx_out/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.890ns (20.451%)  route 3.462ns (79.549%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.624     5.168    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  tx_out/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518     5.686 f  tx_out/r_Clock_Count_reg[2]/Q
                         net (fo=6, routed)           1.120     6.806    tx_out/r_Clock_Count_reg[2]
    SLICE_X6Y99          LUT5 (Prop_lut5_I2_O)        0.124     6.930 r  tx_out/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           1.120     8.050    tx_out/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.174 r  tx_out/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=18, routed)          1.222     9.395    tx_out/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  tx_out/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.519    tx_out/r_Clock_Count[4]
    SLICE_X6Y99          FDRE                                         r  tx_out/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.508    88.202    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  tx_out/r_Clock_Count_reg[4]/C
                         clock pessimism              0.270    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.079    88.516    tx_out/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.516    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 78.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 tx_out/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.418%)  route 0.185ns (46.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  tx_out/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  tx_out/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.185     1.928    tx_out/r_Clock_Count_reg[0]
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.048     1.976 r  tx_out/r_Clock_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.976    tx_out/r_Clock_Count[3]
    SLICE_X6Y98          FDRE                                         r  tx_out/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.863     2.012    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  tx_out/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.250     1.762    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.131     1.893    tx_out/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tx_out/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.064%)  route 0.185ns (46.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  tx_out/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  tx_out/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.185     1.928    tx_out/r_Clock_Count_reg[0]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.045     1.973 r  tx_out/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    tx_out/r_Clock_Count[2]
    SLICE_X6Y98          FDRE                                         r  tx_out/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.863     2.012    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  tx_out/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.250     1.762    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120     1.882    tx_out/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tx_out/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.155%)  route 0.192ns (47.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  tx_out/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  tx_out/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.192     1.935    tx_out/r_Clock_Count_reg[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.980 r  tx_out/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.980    tx_out/r_Clock_Count[4]
    SLICE_X6Y99          FDRE                                         r  tx_out/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.863     2.012    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  tx_out/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.250     1.762    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.121     1.883    tx_out/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 o_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Tx_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    sysclk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  o_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  o_Byte_reg[6]/Q
                         net (fo=1, routed)           0.117     1.860    tx_out/r_Tx_Data_reg[7]_0[6]
    SLICE_X4Y103         FDRE                                         r  tx_out/r_Tx_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.948     2.098    tx_out/sysclk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  tx_out/r_Tx_Data_reg[6]/C
                         clock pessimism             -0.483     1.614    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.076     1.690    tx_out/r_Tx_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 o_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Tx_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    sysclk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  o_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  o_Byte_reg[1]/Q
                         net (fo=1, routed)           0.118     1.838    tx_out/r_Tx_Data_reg[7]_0[1]
    SLICE_X4Y103         FDRE                                         r  tx_out/r_Tx_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.948     2.098    tx_out/sysclk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  tx_out/r_Tx_Data_reg[1]/C
                         clock pessimism             -0.483     1.614    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.047     1.661    tx_out/r_Tx_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tx_out/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.028%)  route 0.277ns (56.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  tx_out/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  tx_out/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.277     2.020    tx_out/r_Clock_Count_reg[0]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.045     2.065 r  tx_out/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.065    tx_out/r_Clock_Count[1]
    SLICE_X6Y99          FDRE                                         r  tx_out/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.863     2.012    tx_out/sysclk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  tx_out/r_Clock_Count_reg[1]/C
                         clock pessimism             -0.250     1.762    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.121     1.883    tx_out/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tx_out/r_Tx_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TX_Start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.044%)  route 0.134ns (41.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.676     1.580    tx_out/sysclk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  tx_out/r_Tx_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.721 f  tx_out/r_Tx_Active_reg/Q
                         net (fo=4, routed)           0.134     1.856    timer_2_min/TX_Active
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  timer_2_min/TX_Start_i_1/O
                         net (fo=1, routed)           0.000     1.901    timer_2_min_n_2
    SLICE_X2Y102         FDRE                                         r  TX_Start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.951     2.101    sysclk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  TX_Start_reg/C
                         clock pessimism             -0.504     1.596    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.120     1.716    TX_Start_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 start_up_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            start_msg_send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.624%)  route 0.111ns (37.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.676     1.580    sysclk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  start_up_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  start_up_index_reg[1]/Q
                         net (fo=5, routed)           0.111     1.832    tx_out/Q[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  tx_out/start_msg_send_i_1/O
                         net (fo=1, routed)           0.000     1.877    tx_out_n_3
    SLICE_X1Y102         FDRE                                         r  start_msg_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.951     2.101    sysclk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  start_msg_send_reg/C
                         clock pessimism             -0.507     1.593    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.685    start_msg_send_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tx_out/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.642%)  route 0.137ns (42.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    tx_out/sysclk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  tx_out/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  tx_out/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.137     1.857    tx_out/r_Bit_Index_reg_n_0_[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.045     1.902 r  tx_out/o_Tx_Serial_i_2/O
                         net (fo=1, routed)           0.000     1.902    tx_out/o_Tx_Serial_i_2_n_0
    SLICE_X3Y102         FDRE                                         r  tx_out/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.951     2.101    tx_out/sysclk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  tx_out/o_Tx_Serial_reg/C
                         clock pessimism             -0.483     1.617    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.091     1.708    tx_out/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 o_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_out/r_Tx_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.845%)  route 0.167ns (54.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.675     1.579    sysclk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  o_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  o_Byte_reg[7]/Q
                         net (fo=1, routed)           0.167     1.887    tx_out/r_Tx_Data_reg[7]_0[7]
    SLICE_X4Y103         FDRE                                         r  tx_out/r_Tx_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.948     2.098    tx_out/sysclk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  tx_out/r_Tx_Data_reg[7]/C
                         clock pessimism             -0.483     1.614    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.078     1.692    tx_out/r_Tx_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y101   BCP_TX_Enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y105   RX/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y105   RX/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y105   RX/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y105   RX/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y107   RX/r_Clock_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y107   RX/r_Clock_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y107   RX/r_Clock_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y107   RX/r_Clock_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y107   RX/r_Clock_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y107   RX/r_Clock_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y107   RX/r_Clock_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y107   RX/r_Clock_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y99    tx_out/r_Clock_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y98    tx_out/r_Clock_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y101   BCP_TX_Enable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y105   RX/FSM_onehot_r_SM_Main_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y105   RX/r_Clock_Count_reg[0]/C



