<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>SystemVerilog Interfaces</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part155.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part157.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark161">&zwnj;</a>SystemVerilog Interfaces</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="47" alt="image" src="Image_905.png"/></span></p><p class="s27" style="padding-top: 10pt;padding-left: 31pt;text-indent: -21pt;line-height: 12pt;text-align: left;">interface t_ACX_AXI4 #(DATA_WIDTH = 0,</p><p class="s27" style="padding-top: 10pt;padding-left: 31pt;text-indent: -21pt;line-height: 12pt;text-align: left;">interface t_ACX_AXI4 #(DATA_WIDTH = 0,</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 10pt;padding-left: 31pt;text-indent: -21pt;line-height: 12pt;text-align: left;">interface t_ACX_AXI4 #(DATA_WIDTH = 0,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="89" alt="image" src="Image_906.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">The following interface is only available in the simulation environment. For code that must be synthesized, define custom SystemVerilog interfaces, or use one of the interfaces predefined within the reference designs.</p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">The following interface is only available in the simulation environment. For code that must be synthesized, define custom SystemVerilog interfaces, or use one of the interfaces predefined within the reference designs.</p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">The following interface is only available in the simulation environment. For code that must be synthesized, define custom SystemVerilog interfaces, or use one of the interfaces predefined within the reference designs.</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following SystemVerilog interfaces are defined, and are used for DCI assignments.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="padding-left: 54pt;text-indent: 0pt;text-align: left;">ADDR_WIDTH = 0,</p><p class="s27" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">LEN_WIDTH = 0);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:36.06pt" cellspacing="0"><tr style="height:36pt"><td style="width:140pt"><p class="s48" style="padding-top: 1pt;padding-left: 2pt;padding-right: 110pt;text-indent: 0pt;line-height: 118%;text-align: left;">logic logic</p><p class="s48" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">logic</p></td><td style="width:65pt"><p class="s48" style="padding-top: 1pt;padding-left: 13pt;padding-right: 7pt;text-indent: 0pt;line-height: 118%;text-align: left;">aclk; awvalid;</p><p class="s48" style="padding-left: 13pt;text-indent: 0pt;line-height: 9pt;text-align: left;">awready;</p></td><td style="width:22pt"><p class="s48" style="padding-top: 1pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">//</p><p class="s48" style="padding-top: 1pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">//</p></td><td style="width:86pt"><p class="s48" style="padding-top: 1pt;padding-left: 2pt;padding-right: 2pt;text-indent: 0pt;line-height: 118%;text-align: left;">Clock reference AXI Interface</p></td></tr><tr style="height:12pt"><td style="width:140pt"><p class="s48" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">logic [ADDR_WIDTH -1:0]</p></td><td style="width:65pt"><p class="s48" style="padding-top: 1pt;padding-left: 5pt;padding-right: 5pt;text-indent: 0pt;line-height: 9pt;text-align: center;">awaddr;</p></td><td style="width:22pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:86pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:12pt"><td style="width:140pt"><p class="s48" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">logic [LEN_WIDTH -1:0]</p></td><td style="width:65pt"><p class="s48" style="padding-top: 1pt;padding-right: 5pt;text-indent: 0pt;line-height: 9pt;text-align: center;">awlen;</p></td><td style="width:22pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:86pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr></table><p class="s27" style="padding-top: 2pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [8 -1:0]      awid;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [4 -1:0]      awqos;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]      awburst;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          awlock;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]      awsize;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]      awregion;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3:0]       awcache;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2:0]       awprot;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          wvalid;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          wready;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;line-height: 118%;text-align: justify;">logic [DATA_WIDTH -1:0]   wdata; logic [(DATA_WIDTH/8) -1:0] wstrb; logic          wlast;</p><p class="s27" style="padding-left: 38pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">logic          arready;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;line-height: 118%;text-align: left;">logic [DATA_WIDTH -1:0]   rdata; logic          rlast;</p><p class="s27" style="padding-left: 38pt;text-indent: 0pt;line-height: 10pt;text-align: left;">logic [2 -1:0]      rresp;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          rvalid;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;line-height: 118%;text-align: left;">logic [8 -1:0]      rid; logic [ADDR_WIDTH -1:0]   araddr; logic [LEN_WIDTH -1:0]   arlen; logic [8 -1:0]      arid;</p><p class="s27" style="padding-left: 38pt;text-indent: 0pt;line-height: 10pt;text-align: left;">logic [4 -1:0]      arqos;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]      arburst;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          arlock;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]      arsize;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          arvalid;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]      arregion;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3:0]       arcache;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2:0]       arprot;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          aresetn;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          rready;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          bvalid;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic          bready;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]      bresp;</p><p class="s27" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [8 -1:0]      bid;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="padding-left: 22pt;text-indent: 16pt;line-height: 118%;text-align: left;">modport initiator (input awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="padding-left: 141pt;text-indent: 0pt;line-height: 10pt;text-align: left;">output awaddr, awlen, awid, awqos, awburst, awlock, awsize,</p><p class="s27" style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">awvalid, awregion,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="784" alt="image" src="Image_907.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="784" alt="image" src="Image_908.png"/></span></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="351" alt="image" src="Image_909.png"/></span></p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">arvalid, arregion);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="text-indent: 16pt;line-height: 118%;text-align: left;">modport responder (output awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="padding-left: 118pt;text-indent: 0pt;line-height: 10pt;text-align: left;">input awaddr, awlen, awid, awqos, awburst, awlock, awsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">awvalid, awregion,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: left;">arvalid, arregion);</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">arvalid, arregion);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="text-indent: 16pt;line-height: 118%;text-align: left;">modport responder (output awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="padding-left: 118pt;text-indent: 0pt;line-height: 10pt;text-align: left;">input awaddr, awlen, awid, awqos, awburst, awlock, awsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">awvalid, awregion,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: left;">arvalid, arregion);</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">arvalid, arregion);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="text-indent: 16pt;line-height: 118%;text-align: left;">modport responder (output awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="padding-left: 118pt;text-indent: 0pt;line-height: 10pt;text-align: left;">input awaddr, awlen, awid, awqos, awburst, awlock, awsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">awvalid, awregion,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s27" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: left;">arvalid, arregion);</p><p class="s27" style="padding-top: 1pt;text-indent: 16pt;line-height: 118%;text-align: left;">modport monitor (input awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="text-indent: 156pt;line-height: 118%;text-align: left;">awaddr, awlen, awid, awqos, awburst, awlock, awsize, awvalid, awregion, awprot, awcache,</p><p class="s27" style="padding-left: 156pt;text-indent: 0pt;line-height: 10pt;text-align: left;">bready, rready, wstrb, wvalid, wdata, wlast,</p><p class="s27" style="padding-top: 1pt;text-indent: 156pt;line-height: 118%;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize, arvalid, arregion, arprot, arcache);</p><p class="s27" style="text-indent: 0pt;line-height: 10pt;text-align: left;">endinterface : t_ACX_AXI4</p><p class="s27" style="padding-top: 1pt;text-indent: 16pt;line-height: 118%;text-align: left;">modport monitor (input awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="text-indent: 156pt;line-height: 118%;text-align: left;">awaddr, awlen, awid, awqos, awburst, awlock, awsize, awvalid, awregion, awprot, awcache,</p><p class="s27" style="padding-left: 156pt;text-indent: 0pt;line-height: 10pt;text-align: left;">bready, rready, wstrb, wvalid, wdata, wlast,</p><p class="s27" style="padding-top: 1pt;text-indent: 156pt;line-height: 118%;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize, arvalid, arregion, arprot, arcache);</p><p class="s27" style="text-indent: 0pt;line-height: 10pt;text-align: left;">endinterface : t_ACX_AXI4</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 1pt;text-indent: 16pt;line-height: 118%;text-align: left;">modport monitor (input awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s27" style="text-indent: 156pt;line-height: 118%;text-align: left;">awaddr, awlen, awid, awqos, awburst, awlock, awsize, awvalid, awregion, awprot, awcache,</p><p class="s27" style="padding-left: 156pt;text-indent: 0pt;line-height: 10pt;text-align: left;">bready, rready, wstrb, wvalid, wdata, wlast,</p><p class="s27" style="padding-top: 1pt;text-indent: 156pt;line-height: 118%;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize, arvalid, arregion, arprot, arcache);</p><p class="s27" style="text-indent: 0pt;line-height: 10pt;text-align: left;">endinterface : t_ACX_AXI4</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part155.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part157.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
