# ğŸ‘‹ Hi, Iâ€™m Taqi Ahmed  

ğŸ’» **Digital IC / RTL Design Engineer** | âš¡ Passionate about micro-architecture & RTL coding | ğŸ¯ Exploring efficient hardware solutions  

---

## ğŸš€ About Me  
- ğŸ”¹ Strong in **micro-architecture definition** and **spec-to-RTL translation**  
- ğŸ”¹ Skilled at writing **clean, reusable, synthesizable RTL (Verilog/VHDL)**  
- ğŸ”¹ Passionate about **exploring different architectures** to optimize performance, power, and area  
- ğŸ”¹ Always curious about **digital systems, SoCs, and hardware accelerators**  

---

## ğŸ› ï¸ Skills & Tools  
- **Languages:** Verilog, VHDL, C++, MATLAB  
- **Digital Design:** RTL Design, FSMs, Low-Power Design, Protocols (AXI, SPI, I2C, UART)  
- **Verification:** Testbenches, Waveform Debugging, ModelSim/QuestaSim  
- **FPGA Tools:** Xilinx Vivado, Intel Quartus  
- **Other:** Git, Linux, Shell/Tcl scripting  

---

## ğŸ“‚ Featured Projects  
### ğŸ”¸ Solar Tracker (Single-Axis)  
- Designed and implemented a solar tracker using **LDR sensors, DC motor control (H-bridge, PWM), and MATLAB simulations**.  
- Implemented **noise mitigation with hysteresis comparator** for stable tracking.  

### ğŸ”¸ Traffic Light Controller  
- Built a digital **traffic light controller circuit** with decade counters, 7-segment displays, and a **555 timer as clock generator**.  
- Implemented **state-based transitions** and simulated in Proteus/Logisim before hardware testing.
  
ğŸ”¸ 8-bit Microprocessor (VHDL) â€” Aug 2025

Designed and implemented an 8-bit microprocessor in VHDL, including ALU, control unit, registers, and memory interface.

Developed a custom instruction set architecture (ISA) supporting arithmetic, logic, and data transfer operations.

Verified functionality using ModelSim and tested the design on an FPGA development board.

ğŸ”¸ I2C Master (Verilog) â€” Aug 2025

Designed and implemented an I2C Master controller in Verilog for serial communication with slave devices.

Developed FSM-based control logic for start/stop conditions, address/data transfer, and ACK/NACK handling.

Verified functionality through ModelSim simulation and tested operation on an FPGA development board.

ğŸ”¸ Digital Lock (Hardware Implementation) â€” Aug 2025

Designed a Digital Lock system using logic gates and memory elements.

Programmed an EEPROM to implement FSM logic for multiple trials and triggering a security alarm.

Verified functionality using Proteus simulator.

---

## ğŸŒ Portfolio Website  
ğŸ”— [My Portfolio](https://your-username.github.io/portfolio)  

---

## ğŸ“« Connect With Me  
- ğŸ’¼ LinkedIn: https://www.linkedin.com/in/taqi-ahmed-709b82319/  
- ğŸ“§ Email: taqi.eldeeb@gmail.com 

---

â­ï¸ *Always open to collaborating on digital design projects, hardware accelerators, or innovative RTL-based systems!*  
