# MIPS-Pipelined-CPU
Fully modular 5-stage pipelined MIPS CPU implemented in VHDL. Includes hazard detection, forwarding, and support for ITCM/DTCM memory. Designed for simulation and FPGA deployment using Intel Quartus.
