
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103587                       # Number of seconds simulated
sim_ticks                                103586715213                       # Number of ticks simulated
final_tick                               631663424715                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111673                       # Simulator instruction rate (inst/s)
host_op_rate                                   140852                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5249216                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887988                       # Number of bytes of host memory used
host_seconds                                 19733.75                       # Real time elapsed on the host
sim_insts                                  2203736897                       # Number of instructions simulated
sim_ops                                    2779543145                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4606080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3855616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8465408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1758080                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1758080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        35985                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30122                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 66136                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13735                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13735                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44465934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37221144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81722912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16972061                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16972061                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16972061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44465934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37221144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98694972                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248409390                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21497217                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17428667                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1978316                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8768969                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8147182                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332613                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93663                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186296715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119852321                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21497217                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479795                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26383468                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6027813                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6002725                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11509716                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1976203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222706908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.018753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       196323440     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837298      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3341061      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3090000      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1963740      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615967      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924417      0.42%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          953397      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657588      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222706908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.482479                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184386757                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7929495                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26320433                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46485                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4023737                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731686                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147110375                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4023737                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184859061                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1363820                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5471114                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25866421                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122754                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146987337                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        197727                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       477827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208498910                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684684739                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684684739                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36794388                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4112984                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13860472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7182017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82365                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1605574                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146030969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137933189                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116541                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21974764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46181728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222706908                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.619348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    163217818     73.29%     73.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25185218     11.31%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13545510      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6871173      3.09%     93.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8179982      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2644084      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2481857      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438186      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       143080      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222706908                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416823     59.75%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143067     20.51%     80.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137739     19.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115992618     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978275      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786101      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159288      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137933189                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555266                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697629                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499387455                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168039752                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134955752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138630818                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269020                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2667051                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        90989                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4023737                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         958634                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       115894                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146064786                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13860472                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7182017                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1057747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1099404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2157151                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135947599                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337300                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1985589                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496426                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19192430                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159126                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547272                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134955797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134955752                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77869259                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216890112                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543280                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359026                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22935781                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2003451                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218683171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.563049                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.362730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166828845     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23871485     10.92%     87.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12379986      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3982102      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5462789      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836643      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057374      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938621      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325326      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218683171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325326                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362422959                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296154011                       # The number of ROB writes
system.switch_cpus0.timesIdled                2885134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25702482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.484094                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.484094                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402561                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402561                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611464693                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188862121                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135774650                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248409390                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21427357                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17583233                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2002657                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9088579                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8438534                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2137431                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94232                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192194857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117541348                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21427357                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10575965                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25344714                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5543091                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9358463                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11621058                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1994391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230421123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.625725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.982717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205076409     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1884765      0.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3421216      1.48%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2020129      0.88%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1661557      0.72%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1478483      0.64%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          817091      0.35%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2040400      0.89%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12021073      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230421123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086258                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.473176                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190620470                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10944915                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25270797                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62048                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3522882                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3521503                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144118961                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3522882                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190900094                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         800240                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9287340                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25036622                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       873936                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144075399                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95743                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       504755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202990019                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668647471                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668647471                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172580673                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30409334                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34338                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17192                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2529870                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13368696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7217303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70030                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1637163                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142984547                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136409169                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        64376                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16826901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34656516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230421123                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.280581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173610055     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22613018      9.81%     85.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11830973      5.13%     90.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8332641      3.62%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8343923      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2982840      1.29%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2274269      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       266456      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166948      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230421123                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49918     13.67%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162955     44.64%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152162     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115097858     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1866392      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17146      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12228769      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7199004      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136409169                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549130                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             365035                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503668872                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159846018                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134082256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136774204                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276963                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2154362                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85865                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3522882                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         601879                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54627                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143018885                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16045                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13368696                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7217303                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17192                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44926                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1044102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2199960                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134853426                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12135185                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1555743                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19334183                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19110226                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7198998                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.542868                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134082309                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134082256                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78459266                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        213664977                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539763                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367207                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100343635                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123687996                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19331135                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2019642                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226898241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.545125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.396026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176404473     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24625120     10.85%     88.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9450462      4.17%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4976586      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4227388      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2006632      0.88%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       943489      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1484180      0.65%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2779911      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226898241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100343635                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123687996                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18345772                       # Number of memory references committed
system.switch_cpus1.commit.loads             11214334                       # Number of loads committed
system.switch_cpus1.commit.membars              17146                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17945825                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111351109                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2558262                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2779911                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           367137461                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289561154                       # The number of ROB writes
system.switch_cpus1.timesIdled                2833032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17988267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100343635                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123687996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100343635                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.475587                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.475587                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403945                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403945                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       606386601                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187287746                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133477296                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34292                       # number of misc regfile writes
system.l20.replacements                         37795                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            9529                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38051                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.250427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.717134                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.087722                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   242.158021                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             1.037122                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.049676                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000343                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.945930                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.004051                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2951                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2951                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8305                       # number of Writeback hits
system.l20.Writeback_hits::total                 8305                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2951                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2951                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2951                       # number of overall hits
system.l20.overall_hits::total                   2951                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        35985                       # number of ReadReq misses
system.l20.ReadReq_misses::total                35999                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        35985                       # number of demand (read+write) misses
system.l20.demand_misses::total                 35999                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        35985                       # number of overall misses
system.l20.overall_misses::total                35999                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2904897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7362482049                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7365386946                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2904897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7362482049                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7365386946                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2904897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7362482049                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7365386946                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38936                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38950                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8305                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8305                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38936                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38950                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38936                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38950                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.924209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.924236                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.924209                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.924236                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.924209                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.924236                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 207492.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204598.639683                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204599.765160                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 207492.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204598.639683                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204599.765160                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 207492.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204598.639683                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204599.765160                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7345                       # number of writebacks
system.l20.writebacks::total                     7345                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        35985                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           35999                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        35985                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            35999                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        35985                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           35999                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2066187                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5204519348                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5206585535                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2066187                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5204519348                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5206585535                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2066187                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5204519348                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5206585535                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.924209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.924236                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.924209                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.924236                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.924209                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.924236                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 147584.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144630.244491                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144631.393511                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 147584.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144630.244491                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144631.393511                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 147584.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144630.244491                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144631.393511                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         31436                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            8755                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31692                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.276253                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.036096                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.096738                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   243.694078                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             1.173088                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.043110                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000378                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.951930                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.004582                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2854                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2854                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7127                       # number of Writeback hits
system.l21.Writeback_hits::total                 7127                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2854                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2854                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2854                       # number of overall hits
system.l21.overall_hits::total                   2854                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        30122                       # number of ReadReq misses
system.l21.ReadReq_misses::total                30137                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        30122                       # number of demand (read+write) misses
system.l21.demand_misses::total                 30137                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        30122                       # number of overall misses
system.l21.overall_misses::total                30137                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2797448                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6108811657                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6111609105                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2797448                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6108811657                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6111609105                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2797448                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6108811657                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6111609105                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32976                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32991                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7127                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7127                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32976                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32991                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32976                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32991                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.913452                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.913492                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.913452                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.913492                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.913452                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.913492                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 186496.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202802.325775                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202794.209941                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 186496.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202802.325775                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202794.209941                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 186496.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202802.325775                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202794.209941                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6390                       # number of writebacks
system.l21.writebacks::total                     6390                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        30122                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           30137                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        30122                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            30137                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        30122                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           30137                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1893606                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4295706408                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4297600014                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1893606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4295706408                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4297600014                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1893606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4295706408                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4297600014                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.913452                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.913492                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.913452                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.913492                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.913452                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.913492                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126240.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142610.265188                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142602.117464                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126240.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142610.265188                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142602.117464                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126240.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142610.265188                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142602.117464                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997058                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011517351                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184702.701944                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997058                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11509700                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11509700                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11509700                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11509700                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11509700                       # number of overall hits
system.cpu0.icache.overall_hits::total       11509700                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3468552                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3468552                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3468552                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3468552                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3468552                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3468552                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11509716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11509716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11509716                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11509716                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11509716                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11509716                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 216784.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 216784.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 216784.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 216784.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 216784.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 216784.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3021097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3021097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3021097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3021097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3021097                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3021097                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 215792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 215792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38936                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085991                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39192                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.783196                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.589034                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.410966                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268759                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268759                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16327661                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16327661                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16327661                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16327661                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117460                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25342521380                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25342521380                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25342521380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25342521380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25342521380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25342521380                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9386219                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9386219                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16445121                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16445121                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16445121                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16445121                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012514                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012514                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 215754.481355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 215754.481355                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 215754.481355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 215754.481355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 215754.481355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 215754.481355                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8305                       # number of writebacks
system.cpu0.dcache.writebacks::total             8305                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78524                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78524                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78524                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78524                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38936                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38936                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7863672414                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7863672414                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7863672414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7863672414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7863672414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7863672414                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 201964.054191                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 201964.054191                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 201964.054191                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 201964.054191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 201964.054191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 201964.054191                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997617                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015021955                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201782.982646                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997617                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11621042                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11621042                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11621042                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11621042                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11621042                       # number of overall hits
system.cpu1.icache.overall_hits::total       11621042                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3234270                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3234270                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3234270                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3234270                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3234270                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3234270                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11621058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11621058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11621058                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11621058                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11621058                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11621058                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 202141.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 202141.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 202141.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 202141.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 202141.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 202141.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2922356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2922356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2922356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2922356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2922356                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2922356                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194823.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 194823.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32976                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162940467                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33232                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4903.119493                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.199032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.800968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903121                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096879                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9043187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9043187                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7097146                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7097146                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17164                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17164                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17146                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16140333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16140333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16140333                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16140333                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85011                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85011                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85011                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85011                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85011                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17672026445                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17672026445                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17672026445                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17672026445                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17672026445                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17672026445                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9128198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9128198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7097146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7097146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16225344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16225344                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16225344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16225344                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009313                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009313                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005239                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005239                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005239                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 207879.291445                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 207879.291445                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 207879.291445                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 207879.291445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 207879.291445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 207879.291445                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7127                       # number of writebacks
system.cpu1.dcache.writebacks::total             7127                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52035                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52035                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52035                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32976                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32976                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32976                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32976                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32976                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6556690512                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6556690512                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6556690512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6556690512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6556690512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6556690512                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 198832.196507                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 198832.196507                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 198832.196507                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 198832.196507                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 198832.196507                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 198832.196507                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
