{
  "module_name": "clk-mt8365-venc.c",
  "hash_id": "bbcc0cd39142b50fef117b6f67f28f3e51be44cd5c4cd18f37cd33f8cd15d96c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8365-venc.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8365-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs venc_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_VENC(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &venc_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate venc_clks[] = {\n\t \n\tGATE_VENC(CLK_VENC, \"venc_fvenc_ck\", \"mm_sel\", 4),\n\tGATE_VENC(CLK_VENC_JPGENC, \"venc_jpgenc_ck\", \"mm_sel\", 8),\n};\n\nstatic const struct mtk_clk_desc venc_desc = {\n\t.clks = venc_clks,\n\t.num_clks = ARRAY_SIZE(venc_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8365_venc[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8365-vencsys\",\n\t\t.data = &venc_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8365_venc);\n\nstatic struct platform_driver clk_mt8365_venc_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8365-venc\",\n\t\t.of_match_table = of_match_clk_mt8365_venc,\n\t},\n};\nmodule_platform_driver(clk_mt8365_venc_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}