INFO: [VRFC 10-2263] Analyzing Verilog file "D:/bitelab/FFT128/FFT128.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/bitelab/FFT128/FFT128.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
