0.6
2017.4
Dec 15 2017
21:07:18
D:/sakthivel/fpga_practice/project_8_bit_alu/project_8_bit_alu.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/sakthivel/fpga_practice/project_8_bit_alu/project_8_bit_alu.srcs/sources_1/new/alu.v,1708161067,verilog,,,,alu,,,,,,,,
