

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER'
================================================================
* Date:           Mon Dec  8 20:06:19 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1027|     1027|  10.270 us|  10.270 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESET_TRACE_OUTER_RESET_TRACE_INNER  |     1025|     1025|         3|          2|          1|   512|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:371]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/snn_top_hls.cpp:370]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln370 = store i7 0, i7 %i" [src/snn_top_hls.cpp:370]   --->   Operation 14 'store' 'store_ln370' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln371 = store i7 0, i7 %j" [src/snn_top_hls.cpp:371]   --->   Operation 15 'store' 'store_ln371' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body47"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/snn_top_hls.cpp:370]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%icmp_ln370 = icmp_eq  i10 %indvar_flatten_load, i10 512" [src/snn_top_hls.cpp:370]   --->   Operation 18 'icmp' 'icmp_ln370' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln370_1 = add i10 %indvar_flatten_load, i10 1" [src/snn_top_hls.cpp:370]   --->   Operation 19 'add' 'add_ln370_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %icmp_ln370, void %for.inc56, void %for.end58.exitStub" [src/snn_top_hls.cpp:370]   --->   Operation 20 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/snn_top_hls.cpp:370]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/snn_top_hls.cpp:370]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i7 %j_load" [src/snn_top_hls.cpp:370]   --->   Operation 23 'trunc' 'trunc_ln370' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln370 = add i7 %i_load, i7 1" [src/snn_top_hls.cpp:370]   --->   Operation 24 'add' 'add_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/snn_top_hls.cpp:371]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "%select_ln370 = select i1 %tmp, i6 0, i6 %trunc_ln370" [src/snn_top_hls.cpp:370]   --->   Operation 26 'select' 'select_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%select_ln370_1 = select i1 %tmp, i7 %add_ln370, i7 %i_load" [src/snn_top_hls.cpp:370]   --->   Operation 27 'select' 'select_ln370_1' <Predicate = (!icmp_ln370)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i7 %select_ln370_1" [src/snn_top_hls.cpp:371]   --->   Operation 28 'trunc' 'trunc_ln371' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln370, i32 2, i32 5" [src/snn_top_hls.cpp:371]   --->   Operation 29 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln371, i4 %lshr_ln1" [src/snn_top_hls.cpp:373]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i10 %tmp_s" [src/snn_top_hls.cpp:373]   --->   Operation 31 'zext' 'zext_ln373' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 32 'getelementptr' 'p_ZL18eligibility_traces_0_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 33 'getelementptr' 'p_ZL18eligibility_traces_1_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 34 'getelementptr' 'p_ZL18eligibility_traces_2_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 35 'getelementptr' 'p_ZL18eligibility_traces_3_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln370, i32 3, i32 5" [src/snn_top_hls.cpp:373]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:373]   --->   Operation 37 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:373]   --->   Operation 38 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:373]   --->   Operation 39 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:373]   --->   Operation 40 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln370 = store i10 %add_ln370_1, i10 %indvar_flatten" [src/snn_top_hls.cpp:370]   --->   Operation 41 'store' 'store_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln370 = store i7 %select_ln370_1, i7 %i" [src/snn_top_hls.cpp:370]   --->   Operation 42 'store' 'store_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln370)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RESET_TRACE_OUTER_RESET_TRACE_INNER_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i6 %select_ln370" [src/snn_top_hls.cpp:370]   --->   Operation 45 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln371 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:371]   --->   Operation 46 'specpipeline' 'specpipeline_ln371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i3.i1, i6 %trunc_ln371, i3 %tmp_7, i1 1" [src/snn_top_hls.cpp:373]   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln373_1 = zext i10 %tmp_8" [src/snn_top_hls.cpp:373]   --->   Operation 48 'zext' 'zext_ln373_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 49 'getelementptr' 'p_ZL18eligibility_traces_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 50 'getelementptr' 'p_ZL18eligibility_traces_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 51 'getelementptr' 'p_ZL18eligibility_traces_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 52 'getelementptr' 'p_ZL18eligibility_traces_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 53 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 54 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 55 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 56 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln371 = add i7 %zext_ln370, i7 8" [src/snn_top_hls.cpp:371]   --->   Operation 57 'add' 'add_ln371' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln371 = store i7 %add_ln371, i7 %j" [src/snn_top_hls.cpp:371]   --->   Operation 58 'store' 'store_ln371' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln371 = br void %for.body47" [src/snn_top_hls.cpp:371]   --->   Operation 59 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_ZL18eligibility_traces_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                 (alloca           ) [ 0111]
i                                 (alloca           ) [ 0110]
indvar_flatten                    (alloca           ) [ 0110]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
store_ln0                         (store            ) [ 0000]
store_ln370                       (store            ) [ 0000]
store_ln371                       (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
indvar_flatten_load               (load             ) [ 0000]
icmp_ln370                        (icmp             ) [ 0010]
add_ln370_1                       (add              ) [ 0000]
br_ln370                          (br               ) [ 0000]
j_load                            (load             ) [ 0000]
i_load                            (load             ) [ 0000]
trunc_ln370                       (trunc            ) [ 0000]
add_ln370                         (add              ) [ 0000]
tmp                               (bitselect        ) [ 0000]
select_ln370                      (select           ) [ 0101]
select_ln370_1                    (select           ) [ 0000]
trunc_ln371                       (trunc            ) [ 0101]
lshr_ln1                          (partselect       ) [ 0000]
tmp_s                             (bitconcatenate   ) [ 0000]
zext_ln373                        (zext             ) [ 0000]
p_ZL18eligibility_traces_0_addr   (getelementptr    ) [ 0000]
p_ZL18eligibility_traces_1_addr   (getelementptr    ) [ 0000]
p_ZL18eligibility_traces_2_addr   (getelementptr    ) [ 0000]
p_ZL18eligibility_traces_3_addr   (getelementptr    ) [ 0000]
tmp_7                             (partselect       ) [ 0101]
store_ln373                       (store            ) [ 0000]
store_ln373                       (store            ) [ 0000]
store_ln373                       (store            ) [ 0000]
store_ln373                       (store            ) [ 0000]
store_ln370                       (store            ) [ 0000]
store_ln370                       (store            ) [ 0000]
specloopname_ln0                  (specloopname     ) [ 0000]
speclooptripcount_ln0             (speclooptripcount) [ 0000]
zext_ln370                        (zext             ) [ 0000]
specpipeline_ln371                (specpipeline     ) [ 0000]
tmp_8                             (bitconcatenate   ) [ 0000]
zext_ln373_1                      (zext             ) [ 0000]
p_ZL18eligibility_traces_0_addr_1 (getelementptr    ) [ 0000]
p_ZL18eligibility_traces_1_addr_1 (getelementptr    ) [ 0000]
p_ZL18eligibility_traces_2_addr_1 (getelementptr    ) [ 0000]
p_ZL18eligibility_traces_3_addr_1 (getelementptr    ) [ 0000]
store_ln373                       (store            ) [ 0000]
store_ln373                       (store            ) [ 0000]
store_ln373                       (store            ) [ 0000]
store_ln373                       (store            ) [ 0000]
add_ln371                         (add              ) [ 0000]
store_ln371                       (store            ) [ 0000]
br_ln371                          (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_ZL18eligibility_traces_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZL18eligibility_traces_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL18eligibility_traces_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL18eligibility_traces_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RESET_TRACE_OUTER_RESET_TRACE_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_ZL18eligibility_traces_0_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_0_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="p_ZL18eligibility_traces_1_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_1_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_ZL18eligibility_traces_2_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_2_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_ZL18eligibility_traces_3_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_3_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="0"/>
<pin id="120" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 store_ln373/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="10" slack="0"/>
<pin id="131" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="133" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 store_ln373/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="10" slack="0"/>
<pin id="142" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="144" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 store_ln373/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="10" slack="0"/>
<pin id="153" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="155" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 store_ln373/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_ZL18eligibility_traces_0_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_0_addr_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_ZL18eligibility_traces_1_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_1_addr_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_ZL18eligibility_traces_2_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_2_addr_1/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_ZL18eligibility_traces_3_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_3_addr_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln370_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln371_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln370_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln370/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln370_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln370_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln370_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln370/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln370_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln370/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln370_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln370_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln371_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="lshr_ln1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="4" slack="0"/>
<pin id="269" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln373_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln373/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="0" index="3" bw="4" slack="0"/>
<pin id="295" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln370_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln370_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="1"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln370_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="1"/>
<pin id="316" dir="0" index="2" bw="3" slack="1"/>
<pin id="317" dir="0" index="3" bw="1" slack="0"/>
<pin id="318" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln373_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln373_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln371_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln371_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="2"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="j_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="indvar_flatten_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="364" class="1005" name="select_ln370_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln370 "/>
</bind>
</comp>

<comp id="369" class="1005" name="trunc_ln371_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln371 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_7_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="124"><net_src comp="86" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="125" pin=4"/></net>

<net id="135"><net_src comp="93" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="146"><net_src comp="100" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="157"><net_src comp="107" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="158" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="187"><net_src comp="165" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="188"><net_src comp="172" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="189"><net_src comp="179" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="223" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="220" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="226" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="236" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="230" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="223" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="244" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="264" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="244" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="304"><net_src comp="214" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="252" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="324"><net_src comp="313" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="333"><net_src comp="310" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="74" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="350"><net_src comp="78" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="357"><net_src comp="82" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="367"><net_src comp="244" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="372"><net_src comp="260" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="377"><net_src comp="290" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="313" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZL18eligibility_traces_0 | {2 3 }
	Port: p_ZL18eligibility_traces_1 | {2 3 }
	Port: p_ZL18eligibility_traces_2 | {2 3 }
	Port: p_ZL18eligibility_traces_3 | {2 3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln370 : 1
		store_ln371 : 1
	State 2
		icmp_ln370 : 1
		add_ln370_1 : 1
		br_ln370 : 2
		trunc_ln370 : 1
		add_ln370 : 1
		tmp : 1
		select_ln370 : 2
		select_ln370_1 : 2
		trunc_ln371 : 3
		lshr_ln1 : 3
		tmp_s : 4
		zext_ln373 : 5
		p_ZL18eligibility_traces_0_addr : 6
		p_ZL18eligibility_traces_1_addr : 6
		p_ZL18eligibility_traces_2_addr : 6
		p_ZL18eligibility_traces_3_addr : 6
		tmp_7 : 3
		store_ln373 : 7
		store_ln373 : 7
		store_ln373 : 7
		store_ln373 : 7
		store_ln370 : 2
		store_ln370 : 3
	State 3
		zext_ln373_1 : 1
		p_ZL18eligibility_traces_0_addr_1 : 2
		p_ZL18eligibility_traces_1_addr_1 : 2
		p_ZL18eligibility_traces_2_addr_1 : 2
		p_ZL18eligibility_traces_3_addr_1 : 2
		store_ln373 : 3
		store_ln373 : 3
		store_ln373 : 3
		store_ln373 : 3
		add_ln371 : 1
		store_ln371 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln370_1_fu_214  |    0    |    13   |
|    add   |    add_ln370_fu_230   |    0    |    14   |
|          |    add_ln371_fu_329   |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln370_fu_208   |    0    |    13   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln370_fu_244  |    0    |    6    |
|          | select_ln370_1_fu_252 |    0    |    7    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln370_fu_226  |    0    |    0    |
|          |   trunc_ln371_fu_260  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_236      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|    lshr_ln1_fu_264    |    0    |    0    |
|          |      tmp_7_fu_290     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_274     |    0    |    0    |
|          |      tmp_8_fu_313     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln373_fu_282   |    0    |    0    |
|   zext   |   zext_ln370_fu_310   |    0    |    0    |
|          |  zext_ln373_1_fu_321  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    67   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_347      |    7   |
|indvar_flatten_reg_354|   10   |
|       j_reg_340      |    7   |
| select_ln370_reg_364 |    6   |
|     tmp_7_reg_374    |    3   |
|  trunc_ln371_reg_369 |    6   |
+----------------------+--------+
|         Total        |   39   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_125 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_147 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    0   ||  6.352  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   39   |   103  |
+-----------+--------+--------+--------+
