{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603028751145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603028751146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 10:45:51 2020 " "Processing started: Sun Oct 18 10:45:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603028751146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028751146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1-descomp -c projeto1-descomp " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1-descomp -c projeto1-descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028751146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603028751424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxgenerico-rtl " "Found design unit 1: muxgenerico-rtl" {  } { { "muxgenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/muxgenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759279 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxgenerico " "Found entity 1: muxgenerico" {  } { { "muxgenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/muxgenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/ula.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759280 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-rtl " "Found design unit 1: tristate-rtl" {  } { { "tristate.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/tristate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759280 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cu-rtl " "Found design unit 1: rom_cu-rtl" {  } { { "rom_cu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759281 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_cu " "Found entity 1: rom_cu" {  } { { "rom_cu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759282 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-rtl " "Found design unit 1: register_bank-rtl" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759282 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memRam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memRam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memRam-rtl " "Found design unit 1: memRam-rtl" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759283 ""} { "Info" "ISGN_ENTITY_NAME" "1 memRam " "Found entity 1: memRam" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_search.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_search.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_search-rtl " "Found design unit 1: instruction_search-rtl" {  } { { "instruction_search.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759283 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_search " "Found entity 1: instruction_search" {  } { { "instruction_search.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-rtl " "Found design unit 1: generic_register-rtl" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759284 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-rtl " "Found design unit 1: flipflop-rtl" {  } { { "flipflop.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759284 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution_operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execution_operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execution_operation-rtl " "Found design unit 1: execution_operation-rtl" {  } { { "execution_operation.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759285 ""} { "Info" "ISGN_ENTITY_NAME" "1 execution_operation " "Found entity 1: execution_operation" {  } { { "execution_operation.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rtl " "Found design unit 1: decoder-rtl" {  } { { "decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759286 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759286 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759287 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759287 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decoder-rtl " "Found design unit 1: display_decoder-rtl" {  } { { "display_decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/display_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759288 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/display_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register_read_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register_read_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register_read_write-rtl " "Found design unit 1: generic_register_read_write-rtl" {  } { { "generic_register_read_write.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register_read_write.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759289 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register_read_write " "Found entity 1: generic_register_read_write" {  } { { "generic_register_read_write.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register_read_write.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-rtl " "Found design unit 1: divisorGenerico-rtl" {  } { { "divisorGenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759289 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759290 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_switches-rtl " "Found design unit 1: interface_switches-rtl" {  } { { "interface_switches.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/interface_switches.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759290 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_switches " "Found entity 1: interface_switches" {  } { { "interface_switches.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/interface_switches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603028759290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759290 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "habilita clock.vhd(111) " "VHDL Association List error at clock.vhd(111): formal \"habilita\" does not exist" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 111 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1603028759295 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "habilitate clock.vhd(107) " "VHDL error at clock.vhd(107): formal port or parameter \"habilitate\" must have actual or default value" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 107 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1603028759295 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "habilitate interface_switches.vhd(9) " "HDL error at interface_switches.vhd(9): see declaration for object \"habilitate\"" {  } { { "interface_switches.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/interface_switches.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603028759295 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603028759386 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 18 10:45:59 2020 " "Processing ended: Sun Oct 18 10:45:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603028759386 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603028759386 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603028759386 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759386 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603028759511 ""}
