;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 179
	MOV -1, <-20
	SUB 12, @10
	SPL 4, -22
	SUB @121, 179
	SLT 121, 8
	SUB @121, 179
	SUB #-0, @2
	DJN <121, 106
	SLT @32, 200
	SUB #-0, @2
	CMP -110, 8
	ADD -110, 8
	SPL 2, <21
	ADD -110, 8
	ADD -110, 8
	ADD -110, 8
	ADD -110, 8
	SPL 2, <21
	JMN 0, -2
	SPL 0, <-22
	ADD @130, 9
	ADD @130, 9
	SUB #0, -2
	ADD -110, 8
	SUB #12, @0
	ADD @130, 9
	ADD @130, 9
	SPL 0, <-22
	SUB @127, 106
	SLT 121, 0
	SPL 0, <-22
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	ADD -110, 8
	SUB 12, @10
	SUB 12, @10
	SPL 0, <-22
	SPL 0, -522
	SPL 0, <-22
	SPL <121, 103
	ADD -110, 8
	SPL 0, <-22
	JMN <130, 9
	SPL 0, <-22
	SPL <121, 103
	DJN -1, @-20
	SPL <121, 103
