// Seed: 15092128
module module_0 (
    output tri id_0,
    output wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6
);
  assign id_1 = -1'b0;
endmodule
module module_1 (
    output supply0 id_0
    , id_14,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    output tri id_11,
    input wor id_12
    , id_15
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_10,
      id_1,
      id_3,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
