C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/cpu.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/cpu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/shifter.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/statemachine.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/statemachine.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module statemachine

Top level modules:
	statemachine

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/regfile.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module register

Top level modules:
	regfile

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/lab7bonus_top.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/lab7bonus_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_top
-- Compiling module ram
-- Compiling module disp

Top level modules:
	lab7bonus_top

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/datapath.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath

Top level modules:
	datapath

} {} {}}
