{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 09 11:40:35 2011 " "Info: Processing started: Tue Aug 09 11:40:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nios2 -c nios2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nios2 -c nios2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 register nios32:inst\|cpu:the_cpu\|av_ld_or_div_done register nios32:inst\|cpu:the_cpu\|M_alu_result\[0\] -2.875 ns " "Info: Slack time is -2.875 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" between source register \"nios32:inst\|cpu:the_cpu\|av_ld_or_div_done\" and destination register \"nios32:inst\|cpu:the_cpu\|M_alu_result\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "77.67 MHz 12.875 ns " "Info: Fmax is 77.67 MHz (period= 12.875 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.728 ns + Largest register register " "Info: + Largest register to register requirement is 9.728 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.797 ns " "Info: + Latch edge is 7.797 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk1 10.000 ns -2.203 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.203 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.203 ns " "Info: - Launch edge is -2.203 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk1 10.000 ns -2.203 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.203 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns + Largest " "Info: + Largest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.320 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 2638 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 2638; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.320 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[0\] 3 REG LCFF_X18_Y6_N21 11 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.320 ns; Loc. = LCFF_X18_Y6_N21; Fanout = 11; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 6987 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.71 % ) " "Info: Total cell delay = 0.666 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.654 ns ( 71.29 % ) " "Info: Total interconnect delay = 1.654 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[0] {} } { 0.000ns 0.837ns 0.817ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.328 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 2638 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 2638; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.328 ns nios32:inst\|cpu:the_cpu\|av_ld_or_div_done 3 REG LCFF_X21_Y7_N29 49 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.328 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 49; REG Node = 'nios32:inst\|cpu:the_cpu\|av_ld_or_div_done'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.61 % ) " "Info: Total cell delay = 0.666 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 71.39 % ) " "Info: Total interconnect delay = 1.662 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|av_ld_or_div_done {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[0] {} } { 0.000ns 0.837ns 0.817ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|av_ld_or_div_done {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5523 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 6987 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[0] {} } { 0.000ns 0.837ns 0.817ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|av_ld_or_div_done {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.603 ns - Longest register register " "Info: - Longest register to register delay is 12.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|av_ld_or_div_done 1 REG LCFF_X21_Y7_N29 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 49; REG Node = 'nios32:inst\|cpu:the_cpu\|av_ld_or_div_done'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.206 ns) 1.708 ns nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~76 2 COMB LCCOMB_X18_Y6_N22 2 " "Info: 2: + IC(1.502 ns) + CELL(0.206 ns) = 1.708 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5271 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.206 ns) 3.056 ns nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~77 3 COMB LCCOMB_X19_Y10_N0 7 " "Info: 3: + IC(1.142 ns) + CELL(0.206 ns) = 3.056 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 7; COMB Node = 'nios32:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5271 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.206 ns) 3.660 ns nios32:inst\|cpu:the_cpu\|E_src1\[0\]~15 4 COMB LCCOMB_X19_Y10_N10 8 " "Info: 4: + IC(0.398 ns) + CELL(0.206 ns) = 3.660 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 8; COMB Node = 'nios32:inst\|cpu:the_cpu\|E_src1\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 nios32:inst|cpu:the_cpu|E_src1[0]~15 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 4677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.650 ns) 4.712 ns nios32:inst\|cpu:the_cpu\|Add8~0 5 COMB LCCOMB_X19_Y10_N16 3 " "Info: 5: + IC(0.402 ns) + CELL(0.650 ns) = 4.712 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 3; COMB Node = 'nios32:inst\|cpu:the_cpu\|Add8~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { nios32:inst|cpu:the_cpu|E_src1[0]~15 nios32:inst|cpu:the_cpu|Add8~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.596 ns) 5.982 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~1 6 COMB LCCOMB_X20_Y10_N16 1 " "Info: 6: + IC(0.674 ns) + CELL(0.596 ns) = 5.982 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { nios32:inst|cpu:the_cpu|Add8~0 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.068 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~3 7 COMB LCCOMB_X20_Y10_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.068 ns; Loc. = LCCOMB_X20_Y10_N18; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.154 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~5 8 COMB LCCOMB_X20_Y10_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.154 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.240 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~7 9 COMB LCCOMB_X20_Y10_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.240 ns; Loc. = LCCOMB_X20_Y10_N22; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.326 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~9 10 COMB LCCOMB_X20_Y10_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.326 ns; Loc. = LCCOMB_X20_Y10_N24; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.412 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~11 11 COMB LCCOMB_X20_Y10_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.412 ns; Loc. = LCCOMB_X20_Y10_N26; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.498 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~13 12 COMB LCCOMB_X20_Y10_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.498 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 6.673 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~15 13 COMB LCCOMB_X20_Y10_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 6.673 ns; Loc. = LCCOMB_X20_Y10_N30; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.759 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~17 14 COMB LCCOMB_X20_Y9_N0 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 6.759 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.845 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~19 15 COMB LCCOMB_X20_Y9_N2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.845 ns; Loc. = LCCOMB_X20_Y9_N2; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.931 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~21 16 COMB LCCOMB_X20_Y9_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.931 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.017 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~23 17 COMB LCCOMB_X20_Y9_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.017 ns; Loc. = LCCOMB_X20_Y9_N6; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.103 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~25 18 COMB LCCOMB_X20_Y9_N8 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.103 ns; Loc. = LCCOMB_X20_Y9_N8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.189 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~27 19 COMB LCCOMB_X20_Y9_N10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 7.189 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.275 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~29 20 COMB LCCOMB_X20_Y9_N12 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 7.275 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 7.465 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~31 21 COMB LCCOMB_X20_Y9_N14 1 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 7.465 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.551 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~33 22 COMB LCCOMB_X20_Y9_N16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 7.551 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.637 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~35 23 COMB LCCOMB_X20_Y9_N18 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 7.637 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.723 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~37 24 COMB LCCOMB_X20_Y9_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 7.723 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.809 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~39 25 COMB LCCOMB_X20_Y9_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 7.809 ns; Loc. = LCCOMB_X20_Y9_N22; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.895 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~41 26 COMB LCCOMB_X20_Y9_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 7.895 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.981 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~43 27 COMB LCCOMB_X20_Y9_N26 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 7.981 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.067 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~45 28 COMB LCCOMB_X20_Y9_N28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 8.067 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 8.242 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~47 29 COMB LCCOMB_X20_Y9_N30 1 " "Info: 29: + IC(0.000 ns) + CELL(0.175 ns) = 8.242 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.328 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~49 30 COMB LCCOMB_X20_Y8_N0 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 8.328 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.414 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~51 31 COMB LCCOMB_X20_Y8_N2 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 8.414 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.500 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~53 32 COMB LCCOMB_X20_Y8_N4 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 8.500 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.586 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~55 33 COMB LCCOMB_X20_Y8_N6 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 8.586 ns; Loc. = LCCOMB_X20_Y8_N6; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.672 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~57 34 COMB LCCOMB_X20_Y8_N8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 8.672 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.758 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~59 35 COMB LCCOMB_X20_Y8_N10 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 8.758 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.844 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~61 36 COMB LCCOMB_X20_Y8_N12 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 8.844 ns; Loc. = LCCOMB_X20_Y8_N12; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.034 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~63 37 COMB LCCOMB_X20_Y8_N14 1 " "Info: 37: + IC(0.000 ns) + CELL(0.190 ns) = 9.034 ns; Loc. = LCCOMB_X20_Y8_N14; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.540 ns nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~64 38 COMB LCCOMB_X20_Y8_N16 1 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 9.540 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.370 ns) 10.586 ns nios32:inst\|cpu:the_cpu\|E_br_result~0 39 COMB LCCOMB_X19_Y8_N24 5 " "Info: 39: + IC(0.676 ns) + CELL(0.370 ns) = 10.586 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 5; COMB Node = 'nios32:inst\|cpu:the_cpu\|E_br_result~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 nios32:inst|cpu:the_cpu|E_br_result~0 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 4405 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.206 ns) 11.928 ns nios32:inst\|cpu:the_cpu\|E_wrctl_data_ienable_reg_irq0~4 40 COMB LCCOMB_X18_Y6_N10 2 " "Info: 40: + IC(1.136 ns) + CELL(0.206 ns) = 11.928 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'nios32:inst\|cpu:the_cpu\|E_wrctl_data_ienable_reg_irq0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { nios32:inst|cpu:the_cpu|E_br_result~0 nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 4699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 12.495 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[0\]~feeder 41 COMB LCCOMB_X18_Y6_N20 1 " "Info: 41: + IC(0.361 ns) + CELL(0.206 ns) = 12.495 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 nios32:inst|cpu:the_cpu|M_alu_result[0]~feeder } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 6987 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.603 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[0\] 42 REG LCFF_X18_Y6_N21 11 " "Info: 42: + IC(0.000 ns) + CELL(0.108 ns) = 12.603 ns; Loc. = LCFF_X18_Y6_N21; Fanout = 11; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios32:inst|cpu:the_cpu|M_alu_result[0]~feeder nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 6987 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.312 ns ( 50.08 % ) " "Info: Total cell delay = 6.312 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.291 ns ( 49.92 % ) " "Info: Total interconnect delay = 6.291 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.603 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 nios32:inst|cpu:the_cpu|E_src1[0]~15 nios32:inst|cpu:the_cpu|Add8~0 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 nios32:inst|cpu:the_cpu|E_br_result~0 nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 nios32:inst|cpu:the_cpu|M_alu_result[0]~feeder nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.603 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done {} nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 {} nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 {} nios32:inst|cpu:the_cpu|E_src1[0]~15 {} nios32:inst|cpu:the_cpu|Add8~0 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 {} nios32:inst|cpu:the_cpu|E_br_result~0 {} nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 {} nios32:inst|cpu:the_cpu|M_alu_result[0]~feeder {} nios32:inst|cpu:the_cpu|M_alu_result[0] {} } { 0.000ns 1.502ns 1.142ns 0.398ns 0.402ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.676ns 1.136ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.650ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[0] {} } { 0.000ns 0.837ns 0.817ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|av_ld_or_div_done {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.603 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 nios32:inst|cpu:the_cpu|E_src1[0]~15 nios32:inst|cpu:the_cpu|Add8~0 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 nios32:inst|cpu:the_cpu|E_br_result~0 nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 nios32:inst|cpu:the_cpu|M_alu_result[0]~feeder nios32:inst|cpu:the_cpu|M_alu_result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.603 ns" { nios32:inst|cpu:the_cpu|av_ld_or_div_done {} nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~76 {} nios32:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~77 {} nios32:inst|cpu:the_cpu|E_src1[0]~15 {} nios32:inst|cpu:the_cpu|Add8~0 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~1 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~3 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~5 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~7 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~9 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~11 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~13 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~15 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~17 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~19 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~21 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~23 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~25 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~27 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~29 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~31 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~33 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~35 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~37 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~39 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~41 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~43 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~45 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~47 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~49 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~51 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~53 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~55 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~57 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~59 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~61 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~63 {} nios32:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~64 {} nios32:inst|cpu:the_cpu|E_br_result~0 {} nios32:inst|cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~4 {} nios32:inst|cpu:the_cpu|M_alu_result[0]~feeder {} nios32:inst|cpu:the_cpu|M_alu_result[0] {} } { 0.000ns 1.502ns 1.142ns 0.398ns 0.402ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.676ns 1.136ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.650ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst1\|altpll:altpll_component\|_clk1' 3869 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst1\|altpll:altpll_component\|_clk1' along 3869 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll0:inst1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll0:inst1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[0\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] 13.225 ns " "Info: Slack time is 13.225 ns for clock \"clk\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[0\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "147.6 MHz 6.775 ns " "Info: Fmax is 147.6 MHz (period= 6.775 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.736 ns + Largest register register " "Info: + Largest register to register requirement is 19.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G0 117 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] 3 REG LCFF_X1_Y4_N3 1 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X1_Y4_N3; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G0 117 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[0\] 3 REG LCFF_X4_Y4_N23 4 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.511 ns - Longest register register " "Info: - Longest register to register delay is 6.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[0\] 1 REG LCFF_X4_Y4_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.529 ns) 1.640 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~1 2 COMB LCCOMB_X5_Y4_N28 5 " "Info: 2: + IC(1.111 ns) + CELL(0.529 ns) = 1.640 ns; Loc. = LCCOMB_X5_Y4_N28; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1903 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.366 ns) 3.451 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~2 3 COMB LCCOMB_X2_Y5_N16 9 " "Info: 3: + IC(1.445 ns) + CELL(0.366 ns) = 3.451 ns; Loc. = LCCOMB_X2_Y5_N16; Fanout = 9; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1903 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.616 ns) 5.189 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~14 4 COMB LCCOMB_X3_Y4_N8 3 " "Info: 4: + IC(1.122 ns) + CELL(0.616 ns) = 5.189 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.206 ns) 6.403 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~feeder 5 COMB LCCOMB_X1_Y4_N2 1 " "Info: 5: + IC(1.008 ns) + CELL(0.206 ns) = 6.403 ns; Loc. = LCCOMB_X1_Y4_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.511 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] 6 REG LCFF_X1_Y4_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.511 ns; Loc. = LCFF_X1_Y4_N3; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.825 ns ( 28.03 % ) " "Info: Total cell delay = 1.825 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 71.97 % ) " "Info: Total interconnect delay = 4.686 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.511 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.511 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] {} } { 0.000ns 1.111ns 1.445ns 1.122ns 1.008ns 0.000ns } { 0.000ns 0.529ns 0.366ns 0.616ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.511 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.511 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] {} } { 0.000ns 1.111ns 1.445ns 1.122ns 1.008ns 0.000ns } { 0.000ns 0.529ns 0.366ns 0.616ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[3\]\[5\] register sld_hub:sld_hub_inst\|tdo 44.6 MHz 22.422 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 44.6 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[3\]\[5\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 22.422 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.945 ns + Longest register register " "Info: + Longest register to register delay is 10.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[3\]\[5\] 1 REG LCFF_X3_Y12_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y12_N27; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[3\]\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[3][5] } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(0.624 ns) 3.200 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 2 COMB LCCOMB_X4_Y5_N14 1 " "Info: 2: + IC(2.576 ns) + CELL(0.624 ns) = 3.200 ns; Loc. = LCCOMB_X4_Y5_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { sld_hub:sld_hub_inst|irf_reg[3][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.206 ns) 3.975 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 3 COMB LCCOMB_X5_Y5_N8 1 " "Info: 3: + IC(0.569 ns) + CELL(0.206 ns) = 3.975 ns; Loc. = LCCOMB_X5_Y5_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 4.965 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 4 COMB LCCOMB_X5_Y5_N0 1 " "Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 4.965 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.624 ns) 6.253 ns sld_hub:sld_hub_inst\|tdo~4 5 COMB LCCOMB_X5_Y6_N14 1 " "Info: 5: + IC(0.664 ns) + CELL(0.624 ns) = 6.253 ns; Loc. = LCCOMB_X5_Y6_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.650 ns) 7.951 ns sld_hub:sld_hub_inst\|tdo~5 6 COMB LCCOMB_X2_Y6_N2 1 " "Info: 6: + IC(1.048 ns) + CELL(0.650 ns) = 7.951 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.206 ns) 9.853 ns sld_hub:sld_hub_inst\|tdo~6 7 COMB LCCOMB_X1_Y11_N2 1 " "Info: 7: + IC(1.696 ns) + CELL(0.206 ns) = 9.853 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 10.837 ns sld_hub:sld_hub_inst\|tdo~7 8 COMB LCCOMB_X1_Y11_N28 1 " "Info: 8: + IC(0.368 ns) + CELL(0.616 ns) = 10.837 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.945 ns sld_hub:sld_hub_inst\|tdo 9 REG LCFF_X1_Y11_N29 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 10.945 ns; Loc. = LCFF_X1_Y11_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.658 ns ( 33.42 % ) " "Info: Total cell delay = 3.658 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.287 ns ( 66.58 % ) " "Info: Total interconnect delay = 7.287 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.945 ns" { sld_hub:sld_hub_inst|irf_reg[3][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.945 ns" { sld_hub:sld_hub_inst|irf_reg[3][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.576ns 0.569ns 0.366ns 0.664ns 1.048ns 1.696ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.624ns 0.624ns 0.650ns 0.206ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.331 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.000 ns) 3.824 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 308 " "Info: 2: + IC(3.824 ns) + CELL(0.000 ns) = 3.824 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 5.331 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X1_Y11_N29 2 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 5.331 ns; Loc. = LCFF_X1_Y11_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.49 % ) " "Info: Total cell delay = 0.666 ns ( 12.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.665 ns ( 87.51 % ) " "Info: Total interconnect delay = 4.665 ns ( 87.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.824ns 0.841ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.333 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.000 ns) 3.824 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 308 " "Info: 2: + IC(3.824 ns) + CELL(0.000 ns) = 3.824 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 5.333 ns sld_hub:sld_hub_inst\|irf_reg\[3\]\[5\] 3 REG LCFF_X3_Y12_N27 5 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 5.333 ns; Loc. = LCFF_X3_Y12_N27; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[3\]\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[3][5] } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.49 % ) " "Info: Total cell delay = 0.666 ns ( 12.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.667 ns ( 87.51 % ) " "Info: Total interconnect delay = 4.667 ns ( 87.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[3][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[3][5] {} } { 0.000ns 3.824ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.824ns 0.841ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[3][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[3][5] {} } { 0.000ns 3.824ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } } { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.945 ns" { sld_hub:sld_hub_inst|irf_reg[3][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.945 ns" { sld_hub:sld_hub_inst|irf_reg[3][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.576ns 0.569ns 0.366ns 0.664ns 1.048ns 1.696ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.624ns 0.624ns 0.650ns 0.206ns 0.616ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.824ns 0.841ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[3][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[3][5] {} } { 0.000ns 3.824ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 register nios32:inst\|sdram:the_sdram\|active_dqm\[0\] register nios32:inst\|sdram:the_sdram\|active_dqm\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" between source register \"nios32:inst\|sdram:the_sdram\|active_dqm\[0\]\" and destination register \"nios32:inst\|sdram:the_sdram\|active_dqm\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|sdram:the_sdram\|active_dqm\[0\] 1 REG LCFF_X10_Y4_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N15; Fanout = 2; REG Node = 'nios32:inst\|sdram:the_sdram\|active_dqm\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns nios32:inst\|sdram:the_sdram\|active_dqm\[0\]~17 2 COMB LCCOMB_X10_Y4_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'nios32:inst\|sdram:the_sdram\|active_dqm\[0\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { nios32:inst|sdram:the_sdram|active_dqm[0] nios32:inst|sdram:the_sdram|active_dqm[0]~17 } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns nios32:inst\|sdram:the_sdram\|active_dqm\[0\] 3 REG LCFF_X10_Y4_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y4_N15; Fanout = 2; REG Node = 'nios32:inst\|sdram:the_sdram\|active_dqm\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios32:inst|sdram:the_sdram|active_dqm[0]~17 nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { nios32:inst|sdram:the_sdram|active_dqm[0] nios32:inst|sdram:the_sdram|active_dqm[0]~17 nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { nios32:inst|sdram:the_sdram|active_dqm[0] {} nios32:inst|sdram:the_sdram|active_dqm[0]~17 {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.203 ns " "Info: + Latch edge is -2.203 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk1 10.000 ns -2.203 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.203 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.203 ns " "Info: - Launch edge is -2.203 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk1 10.000 ns -2.203 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.203 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.339 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 2638 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 2638; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.339 ns nios32:inst\|sdram:the_sdram\|active_dqm\[0\] 3 REG LCFF_X10_Y4_N15 2 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.339 ns; Loc. = LCFF_X10_Y4_N15; Fanout = 2; REG Node = 'nios32:inst\|sdram:the_sdram\|active_dqm\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.47 % ) " "Info: Total cell delay = 0.666 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 71.53 % ) " "Info: Total interconnect delay = 1.673 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.339 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 2638 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 2638; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.339 ns nios32:inst\|sdram:the_sdram\|active_dqm\[0\] 3 REG LCFF_X10_Y4_N15 2 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.339 ns; Loc. = LCFF_X10_Y4_N15; Fanout = 2; REG Node = 'nios32:inst\|sdram:the_sdram\|active_dqm\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.47 % ) " "Info: Total cell delay = 0.666 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 71.53 % ) " "Info: Total interconnect delay = 1.673 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 215 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { nios32:inst|sdram:the_sdram|active_dqm[0] nios32:inst|sdram:the_sdram|active_dqm[0]~17 nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { nios32:inst|sdram:the_sdram|active_dqm[0] {} nios32:inst|sdram:the_sdram|active_dqm[0]~17 {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|active_dqm[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|active_dqm[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X2_Y5_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y5_N3; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X2_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y5_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X2_Y5_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y5_N3; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.773 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G0 117 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.773 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X2_Y5_N3 2 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.773 ns; Loc. = LCFF_X2_Y5_N3; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.13 % ) " "Info: Total cell delay = 1.806 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 34.87 % ) " "Info: Total interconnect delay = 0.967 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.773 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G0 117 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.773 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X2_Y5_N3 2 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.773 ns; Loc. = LCFF_X2_Y5_N3; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.13 % ) " "Info: Total cell delay = 1.806 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 34.87 % ) " "Info: Total interconnect delay = 0.967 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2 in_port_to_the_ads_nirq clk 7.775 ns register " "Info: tsu for register \"nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2\" (data pin = \"in_port_to_the_ads_nirq\", clock pin = \"clk\") is 7.775 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.948 ns + Longest pin register " "Info: + Longest pin to register delay is 7.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns in_port_to_the_ads_nirq 1 PIN PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 4; PIN Node = 'in_port_to_the_ads_nirq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_nirq } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 440 80 288 456 "in_port_to_the_ads_nirq" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.356 ns) + CELL(0.499 ns) 7.840 ns nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2_nxt~1 2 COMB LCCOMB_X17_Y8_N22 1 " "Info: 2: + IC(6.356 ns) + CELL(0.499 ns) = 7.840 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2_nxt~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { in_port_to_the_ads_nirq nios32:inst|cpu:the_cpu|M_ipending_reg_irq2_nxt~1 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 5061 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.948 ns nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2 3 REG LCFF_X17_Y8_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.948 ns; Loc. = LCFF_X17_Y8_N23; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios32:inst|cpu:the_cpu|M_ipending_reg_irq2_nxt~1 nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 7438 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 20.03 % ) " "Info: Total cell delay = 1.592 ns ( 20.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.356 ns ( 79.97 % ) " "Info: Total interconnect delay = 6.356 ns ( 79.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { in_port_to_the_ads_nirq nios32:inst|cpu:the_cpu|M_ipending_reg_irq2_nxt~1 nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.948 ns" { in_port_to_the_ads_nirq {} in_port_to_the_ads_nirq~combout {} nios32:inst|cpu:the_cpu|M_ipending_reg_irq2_nxt~1 {} nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 {} } { 0.000ns 0.000ns 6.356ns 0.000ns } { 0.000ns 0.985ns 0.499ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 7438 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk altpll0:inst1\|altpll:altpll_component\|_clk1 -2.203 ns - " "Info: - Offset between input clock \"clk\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is -2.203 ns" {  } { { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.336 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 2638 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 2638; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.336 ns nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2 3 REG LCFF_X17_Y8_N23 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.336 ns; Loc. = LCFF_X17_Y8_N23; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|M_ipending_reg_irq2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/TFT/cpu.vhd" 7438 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.51 % ) " "Info: Total cell delay = 0.666 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.670 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { in_port_to_the_ads_nirq nios32:inst|cpu:the_cpu|M_ipending_reg_irq2_nxt~1 nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.948 ns" { in_port_to_the_ads_nirq {} in_port_to_the_ads_nirq~combout {} nios32:inst|cpu:the_cpu|M_ipending_reg_irq2_nxt~1 {} nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 {} } { 0.000ns 0.000ns 6.356ns 0.000ns } { 0.000ns 0.985ns 0.499ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_ipending_reg_irq2 {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sdram_data\[14\] nios32:inst\|sdram:the_sdram\|oe 6.541 ns register " "Info: tco from clock \"clk\" to destination pin \"sdram_data\[14\]\" through register \"nios32:inst\|sdram:the_sdram\|oe\" is 6.541 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk altpll0:inst1\|altpll:altpll_component\|_clk1 -2.203 ns + " "Info: + Offset between input clock \"clk\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is -2.203 ns" {  } { { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { -32 136 304 -16 "clk" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.345 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 2638 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 2638; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.345 ns nios32:inst\|sdram:the_sdram\|oe 3 REG LCFF_X10_Y2_N13 16 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 16; REG Node = 'nios32:inst\|sdram:the_sdram\|oe'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|oe } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.40 % ) " "Info: Total cell delay = 0.666 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 71.60 % ) " "Info: Total interconnect delay = 1.679 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|oe } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|oe {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 255 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.095 ns + Longest register pin " "Info: + Longest register to pin delay is 6.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|sdram:the_sdram\|oe 1 REG LCFF_X10_Y2_N13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 16; REG Node = 'nios32:inst\|sdram:the_sdram\|oe'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|oe } "NODE_NAME" } } { "sdram.vhd" "" { Text "C:/TFT/sdram.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.707 ns) + CELL(3.388 ns) 6.095 ns sdram_data\[14\] 2 PIN PIN_103 0 " "Info: 2: + IC(2.707 ns) + CELL(3.388 ns) = 6.095 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'sdram_data\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.095 ns" { nios32:inst|sdram:the_sdram|oe sdram_data[14] } "NODE_NAME" } } { "nios2.bdf" "" { Schematic "C:/TFT/nios2.bdf" { { 872 784 960 888 "sdram_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.388 ns ( 55.59 % ) " "Info: Total cell delay = 3.388 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.707 ns ( 44.41 % ) " "Info: Total interconnect delay = 2.707 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.095 ns" { nios32:inst|sdram:the_sdram|oe sdram_data[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.095 ns" { nios32:inst|sdram:the_sdram|oe {} sdram_data[14] {} } { 0.000ns 2.707ns } { 0.000ns 3.388ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|oe } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|oe {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.095 ns" { nios32:inst|sdram:the_sdram|oe sdram_data[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.095 ns" { nios32:inst|sdram:the_sdram|oe {} sdram_data[14] {} } { 0.000ns 2.707ns } { 0.000ns 3.388ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.106 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.106 ns) 3.106 ns altera_reserved_tdo 2 PIN PIN_16 0 " "Info: 2: + IC(0.000 ns) + CELL(3.106 ns) = 3.106 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 100.00 % ) " "Info: Total cell delay = 3.106 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.106 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[37\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.471 ns register " "Info: th for register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[37\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.312 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.000 ns) 3.824 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 308 " "Info: 2: + IC(3.824 ns) + CELL(0.000 ns) = 3.824 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 5.312 ns nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[37\] 3 REG LCFF_X7_Y8_N9 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 5.312 ns; Loc. = LCFF_X7_Y8_N9; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[37\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/TFT/cpu_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.54 % ) " "Info: Total cell delay = 0.666 ns ( 12.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 87.46 % ) " "Info: Total interconnect delay = 4.646 ns ( 87.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] {} } { 0.000ns 3.824ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/TFT/cpu_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.147 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.206 ns) 2.039 ns nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr~117 2 COMB LCCOMB_X7_Y8_N8 1 " "Info: 2: + IC(1.833 ns) + CELL(0.206 ns) = 2.039 ns; Loc. = LCCOMB_X7_Y8_N8; Fanout = 1; COMB Node = 'nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { altera_internal_jtag~TDIUTAP nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~117 } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/TFT/cpu_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.147 ns nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[37\] 3 REG LCFF_X7_Y8_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.147 ns; Loc. = LCFF_X7_Y8_N9; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[37\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~117 nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/TFT/cpu_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 14.63 % ) " "Info: Total cell delay = 0.314 ns ( 14.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.833 ns ( 85.37 % ) " "Info: Total interconnect delay = 1.833 ns ( 85.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { altera_internal_jtag~TDIUTAP nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~117 nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { altera_internal_jtag~TDIUTAP {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~117 {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] {} } { 0.000ns 1.833ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] {} } { 0.000ns 3.824ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { altera_internal_jtag~TDIUTAP nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~117 nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { altera_internal_jtag~TDIUTAP {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~117 {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] {} } { 0.000ns 1.833ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 09 11:40:41 2011 " "Info: Processing ended: Tue Aug 09 11:40:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
