Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b166ff5479b44bd3965245c30e3f658b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_metronome_behav xil_defaultlib.tb_metronome xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port C [R:/ECE/Lab4/Lab4.srcs/sources_1/new/bcd_disp.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slowclock
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_to_bcd
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder_2to4
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.bcd_disp
Compiling module xil_defaultlib.Metronome
Compiling module xil_defaultlib.tb_metronome
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_metronome_behav
