// Seed: 846397166
module module_0 #(
    parameter id_7 = 32'd77
) (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4
);
  wire  id_6;
  logic _id_7;
  ;
  assign module_1.id_11 = 0;
  wire id_8;
  wire id_9;
  wire [(  -1  ) : id_7] id_10;
endmodule
module module_1 #(
    parameter id_0  = 32'd93,
    parameter id_15 = 32'd86
) (
    input tri0 _id_0,
    input uwire id_1,
    output wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    output tri0 id_11,
    output wor id_12,
    output uwire id_13,
    output tri1 id_14,
    input tri1 _id_15,
    input tri0 id_16,
    output tri id_17,
    input wire id_18,
    output tri id_19,
    input tri0 id_20,
    input wand id_21,
    output tri0 id_22,
    input tri1 id_23,
    output wand id_24,
    output tri0 id_25,
    input wire id_26,
    input wand id_27,
    input wire id_28,
    input tri0 id_29,
    output tri0 id_30,
    output supply0 id_31,
    input uwire id_32,
    output wire id_33,
    output wor id_34
);
  assign id_33 = id_3 && -1;
  module_0 modCall_1 (
      id_4,
      id_24,
      id_7,
      id_29,
      id_9
  );
  wire [id_0  ^  -1 : -1] id_36;
  wire  [  1  :  id_15  ]  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
endmodule
