

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_610_2'
================================================================
* Date:           Mon Aug 12 18:56:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.001 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_610_2  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln610_fu_174_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln610_fu_168_p2  |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          13|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |i_8_fu_44                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_8_fu_44                |  6|   0|    6|          0|
    |i_reg_203                |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_610_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_610_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_610_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_610_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_610_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_610_2|  return value|
|C_0_address0  |  out|    5|   ap_memory|                             C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|                             C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|                             C_0|         array|
|C_0_d0        |  out|   32|   ap_memory|                             C_0|         array|
|C_1_address0  |  out|    5|   ap_memory|                             C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|                             C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|                             C_1|         array|
|C_1_d0        |  out|   32|   ap_memory|                             C_1|         array|
|C_2_address0  |  out|    5|   ap_memory|                             C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|                             C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|                             C_2|         array|
|C_2_d0        |  out|   32|   ap_memory|                             C_2|         array|
|C_3_address0  |  out|    5|   ap_memory|                             C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|                             C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|                             C_3|         array|
|C_3_d0        |  out|   32|   ap_memory|                             C_3|         array|
|C_4_address0  |  out|    5|   ap_memory|                             C_4|         array|
|C_4_ce0       |  out|    1|   ap_memory|                             C_4|         array|
|C_4_we0       |  out|    1|   ap_memory|                             C_4|         array|
|C_4_d0        |  out|   32|   ap_memory|                             C_4|         array|
|C_5_address0  |  out|    5|   ap_memory|                             C_5|         array|
|C_5_ce0       |  out|    1|   ap_memory|                             C_5|         array|
|C_5_we0       |  out|    1|   ap_memory|                             C_5|         array|
|C_5_d0        |  out|   32|   ap_memory|                             C_5|         array|
|C_6_address0  |  out|    5|   ap_memory|                             C_6|         array|
|C_6_ce0       |  out|    1|   ap_memory|                             C_6|         array|
|C_6_we0       |  out|    1|   ap_memory|                             C_6|         array|
|C_6_d0        |  out|   32|   ap_memory|                             C_6|         array|
|C_7_address0  |  out|    5|   ap_memory|                             C_7|         array|
|C_7_ce0       |  out|    1|   ap_memory|                             C_7|         array|
|C_7_we0       |  out|    1|   ap_memory|                             C_7|         array|
|C_7_d0        |  out|   32|   ap_memory|                             C_7|         array|
+--------------+-----+-----+------------+--------------------------------+--------------+

