<root><simulation><result_generated_time />2023-05-16 18:38:02<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 3, 'OX': 3, 'IY': 7, 'IX': 7, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 294912, 'I': 6272, 'O': 2304}<total_data_reuse />{'W': 9, 'I': 423.18367346938777, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/33</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [432, 1, 1], 'O': [18, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 3), ('OY', 3)], []], [[('FY', 3)], [('C', 16), ('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('FY', 3), ('OX', 3), ('OY', 3)], [('C', 16)]], [], []]<O />[[[('FY', 3)], [('C', 16)]], [[('OX', 3), ('OY', 3)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('K', 128), ('FX', 3), ('C', 2), ('C', 4)], []]<I />[[('K', 128), ('FX', 3), ('C', 2), ('C', 4)], [], []]<O />[[], [('K', 128), ('FX', 3), ('C', 2), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [3.6, 117.55, 1.0, 1.0], 'O': [48.0, 1, 24, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [192, 50176, 50176], 'O': [8, 18432, 18432], 'O_partial': [8, 18432, 0], 'O_final': [0, 0, 18432]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.38, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.07, 0.0], 'I': [0.38, 0.07, 0.0], 'O': [0.02, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 18432, 2359296], 'I': [96, 50176, 50176], 'O': [8, 18432, 18432], 'O_partial': [8, 18432, 0], 'O_final': [0, 0, 18432]}<total_unit_count />{'W': [864, 96, 1, 1], 'I': [864, 432, 1, 1], 'O': [864, 18, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [240, 336, 1, 1], 'O': [18, 18, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [3.6, 1.2857142857142858, 1.0, 1.0], 'O': [48.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[7405, 8064], [6272, 6272], [6272, 0]]<O />[[(52992, 55296), (55296, 52992)], [(52992, 55296), (2304, 0)], [(0, 2304), (0, 0)]]<O_partial />[[(52992, 55296), (55296, 52992)], [(52992, 55296), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2304, 0)], [(0, 2304), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[926, 1008], [98, 98], [24, 0]]<O />[[(6624, 6912), (6912, 6624)], [(828, 864), (36, 0)], [(0, 9), (0, 0)]]<O_partial />[([6624, 6912], [6912, 6624]), ([828, 864], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [36, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />491520</mac_count></basic_info><energy><total_energy />5829393.5<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[0.7, 19.4, 32.6]<O />[9.5, 171.2, 12.0]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />24576.0<total />5826674.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3332<utilization_without_data_loading />0.8438<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.3949<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />7780<latency_cycle_without_data_loading />3072<ideal_computing_cycle />3072<data_loading><load_cycle_total />4708<load_cycle_individual />{'W': [2, 4608, 0], 'I': [126, 98, 0]}<load_cycle_combined />{'W': 4608, 'I': 127}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3071], [-3071, 0], [-3072, -3072]], 'I': [[-3071], [-3072, -3072], [-3072, -3072]], 'O': [[-3072], [-3072, -3072], [-3036, -3063]]}<mem_stall_cycle_shared />{'W': [[-3071], [-3071, 0], [0, 0]], 'I': [[-3071], [-3072, 0], [0, 0]], 'O': [[-3072], [-3072, -3072], [-3036, -3063]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [192, 50176, 50176], 'O': [8, 18432, 18432], 'O_partial': [8, 18432, 0], 'O_final': [0, 0, 18432]}<data_size_each_level_total />{'W': [768, 2359296, 2359296], 'I': [64512, 50176, 50176], 'O': [144, 18432, 18432]}<loop_cycles_each_level />{'W': [1, 3072, 3072], 'I': [3072, 3072, 3072], 'O': [1, 3072, 3072]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 24, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 768.0]], 'I': [[5.7, 0.1], [21.0, 16.3], [16.3, 16.3]], 'O': [[8.0, 8.0], [144.0, 6.0], [6.0, 6.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 768.0]], 'I': [[5.7, 0.1], [21.0, 16.3], [16.3, 16.3]], 'O': [[8.0, 8.0], [144.0, 144.0], [144.0, 6.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 0]], 'I': [[5.7, 0.1], [21.0, 16.3], [16.3, 0]], 'O': [[8.0, 8.0], [144.0, 6.0], [6.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [939.0, 928.3], [784.3, 6.0]], 'I': [[5.7, 0.1], [939.0, 928.3], [784.3, 6.0]], 'O': [[8.0, 8.0], [939.0, 928.3], [784.3, 6.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3072], [1, 1, 3072], [3072, 3072, 1]], 'I': [[1, 1, 3072], [3072, 3072, 1], [3072, 3072, 1]], 'O': [[1, 1, 3072], [1, 1, 3072], [3072, 3072, 1]]}<trans_time_real />{'W': [[0, 1, 3072], [[0, 1, 3072], [2, 1, 3072]], [[4608, 3072, 1], [1152, 3072, 1]]], 'I': [[0, 1, 3072], [[3, 3072, 1], [126, 3072, 1]], [[98, 3072, 1], [24, 3072, 1]]], 'O': [[0, 1, 3072], [[0, 1, 3072], [0, 1, 3072]], [[36, 3072, 1], [9, 3072, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [1536, -1920]], 'I': [[-1], [-3069, -2946], [-2974, -3048]], 'O': [[-1], [-1, -1], [-3036, -3063]]}<single_stall_count />{'W': [3071, 3071, 0], 'I': [3071, 0, 0], 'O': [3072, 3072, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36, 0]}, 1: {'W': [3071, 0], 'I': [0, 0], 'O': [0, 36]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3072, -3072], [-3036, -3072]], 1: [[-1, -3072], [-3072, -3036]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>