read_verilog case3
current_design case3
source case3.sdc
source ../tmp/parallel_execute_file > ../tmp/parallel_execute_file.rpt

exit
