/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [21:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [5:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [6:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_2z[5] & celloutsig_0_2z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z[3] & celloutsig_1_11z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[13] & celloutsig_0_14z);
  assign celloutsig_0_15z = !(celloutsig_0_0z ? celloutsig_0_13z : celloutsig_0_1z);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_1z : in_data[21]);
  assign celloutsig_0_8z = ~((in_data[74] | celloutsig_0_4z[2]) & (celloutsig_0_0z | celloutsig_0_4z[5]));
  assign celloutsig_0_17z = ~((celloutsig_0_3z | celloutsig_0_8z) & (celloutsig_0_15z | celloutsig_0_9z));
  assign celloutsig_0_29z = ~((celloutsig_0_0z | celloutsig_0_14z) & (celloutsig_0_14z | celloutsig_0_0z));
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_2z[1]);
  assign celloutsig_0_27z = celloutsig_0_6z | ~(celloutsig_0_21z);
  assign celloutsig_1_6z = celloutsig_1_3z | celloutsig_1_4z;
  assign celloutsig_0_14z = celloutsig_0_8z | celloutsig_0_4z[4];
  assign celloutsig_0_84z = ~(celloutsig_0_55z[3] ^ celloutsig_0_29z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z[3] ^ celloutsig_1_8z);
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_9z } & { celloutsig_0_12z[9:6], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_20z = in_data[26:12] / { 1'h1, celloutsig_0_12z[5:3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_20z[13:11], celloutsig_0_23z } / { 1'h1, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[117:111], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[24:22], celloutsig_0_0z } >= in_data[61:58];
  assign celloutsig_1_2z = { in_data[140:130], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } <= { celloutsig_1_0z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_11z[17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_13z } <= { celloutsig_0_11z[12:10], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_19z[3:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z } <= { celloutsig_0_2z[5:1], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_22z[17:5], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_16z } <= { celloutsig_0_22z[14], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_40z = celloutsig_0_28z[3:1] && celloutsig_0_4z[5:3];
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z } < { in_data[42:34], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z } < { celloutsig_0_4z[0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_26z[5:4], celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_25z } % { 1'h1, celloutsig_0_22z[6:1], celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_0_55z = { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_1z } % { 1'h1, celloutsig_0_37z[2:0] };
  assign celloutsig_0_85z = celloutsig_0_34z[10:4] % { 1'h1, celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_54z, celloutsig_0_73z };
  assign celloutsig_1_11z = in_data[111:108] % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_0_11z = { in_data[25:5], celloutsig_0_6z } % { 1'h1, in_data[34:29], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_11z[13:7], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_7z } * { celloutsig_0_20z[13:7], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[185:171] !== { in_data[183:177], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[33:28] | in_data[44:39];
  assign celloutsig_0_0z = & in_data[50:46];
  assign celloutsig_0_73z = & { celloutsig_0_38z[9:5], celloutsig_0_17z };
  assign celloutsig_0_9z = & { celloutsig_0_5z, celloutsig_0_4z[3:0], celloutsig_0_1z };
  assign celloutsig_0_25z = & celloutsig_0_20z[7:1];
  assign celloutsig_0_7z = ^ { celloutsig_0_4z[5:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = ^ { celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_18z = ^ { celloutsig_0_2z[2:1], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_11z[17], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_22z } >> { celloutsig_0_2z[5:2], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_37z = { celloutsig_0_11z[5:1], celloutsig_0_27z } >> { celloutsig_0_4z[5:1], celloutsig_0_21z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } ~^ { in_data[14:12], celloutsig_0_10z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z[3:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_54z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_54z = celloutsig_0_20z[10:8];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[125:122];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_26z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_11z[16:12], celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
