============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 27 2024  09:54:58 am
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Late External Delay Assertion
Endpoint:   carry_out16 (^) checked with leading edge of 'func_clk'
Beginpoint: cin         (^) triggered by leading edge of 'func_clk'
Other End Arrival Time          10000
- External Delay                  600
= Required Time                  9400
- Arrival Time                   2396
= Slack Time                     7004
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
----------------------------------------------------------------------------------------------
                Pin             Edge      Cell       Fanout Load Slew Delay  Arrival Required 
                                                            (fF) (ps)  (ps) Time(ps) Time(ps) 
----------------------------------------------------------------------------------------------
       cin                  (u) ^                         2  2.4    0    +0      400     7404 
       carry_unit1/g1/in_1      ^                                        +0      400     7404 
       carry_unit1/g1/z     (u) ^     unmapped_and2       1  1.2    0   +58      458     7462 
       carry_unit1/g2/in_1      ^                                        +0      458     7462 
       carry_unit1/g2/z     (u) ^     unmapped_or2        2  2.4    0   +68      526     7530 
       carry_unit1/g3/in_1      ^                                        +0      526     7530 
       carry_unit1/g3/z     (u) ^     unmapped_and2       1  1.2    0   +58      583     7587 
       carry_unit1/g4/in_1      ^                                        +0      583     7587 
       carry_unit1/g4/z     (u) ^     unmapped_or2        2  2.4    0   +68      651     7655 
       carry_unit2/g1/in_1      ^                                        +0      651     7655 
       carry_unit2/g1/z     (u) ^     unmapped_and2       1  1.2    0   +58      708     7713 
       carry_unit2/g2/in_1      ^                                        +0      708     7713 
       carry_unit2/g2/z     (u) ^     unmapped_or2        2  2.4    0   +68      776     7781 
       carry_unit2/g3/in_1      ^                                        +0      776     7781 
       carry_unit2/g3/z     (u) ^     unmapped_and2       1  1.2    0   +58      834     7838 
       carry_unit2/g4/in_1      ^                                        +0      834     7838 
       carry_unit2/g4/z     (u) ^     unmapped_or2        2  2.4    0   +68      902     7906 
       carry_unit3/g1/in_1      ^                                        +0      902     7906 
       carry_unit3/g1/z     (u) ^     unmapped_and2       1  1.2    0   +58      960     7964 
       carry_unit3/g2/in_1      ^                                        +0      960     7964 
       carry_unit3/g2/z     (u) ^     unmapped_or2        2  2.4    0   +68     1028     8032 
       carry_unit3/g3/in_1      ^                                        +0     1028     8032 
       carry_unit3/g3/z     (u) ^     unmapped_and2       1  1.2    0   +58     1085     8089 
       carry_unit3/g4/in_1      ^                                        +0     1085     8089 
       carry_unit3/g4/z     (u) ^     unmapped_or2        2  2.4    0   +68     1153     8157 
       carry_unit3/g5/in_1      ^                                        +0     1153     8157 
       carry_unit3/g5/z     (u) ^     unmapped_and2       1  1.2    0   +58     1210     8215 
       carry_unit3/g6/in_1      ^                                        +0     1210     8215 
       carry_unit3/g6/z     (u) ^     unmapped_or2        2  2.4    0   +68     1278     8283 
       carry_unit3/g7/in_1      ^                                        +0     1278     8283 
       carry_unit3/g7/z     (u) ^     unmapped_and2       1  1.2    0   +58     1336     8340 
       carry_unit3/g8/in_1      ^                                        +0     1336     8340 
       carry_unit3/g8/z     (u) ^     unmapped_or2        2  2.4    0   +68     1404     8408 
       carry_unit4/g1/in_1      ^                                        +0     1404     8408 
       carry_unit4/g1/z     (u) ^     unmapped_and2       1  1.2    0   +58     1462     8466 
       carry_unit4/g2/in_1      ^                                        +0     1462     8466 
       carry_unit4/g2/z     (u) ^     unmapped_or2        2  2.4    0   +68     1530     8534 
       carry_unit4/g3/in_1      ^                                        +0     1530     8534 
       carry_unit4/g3/z     (u) ^     unmapped_and2       1  1.2    0   +58     1587     8591 
       carry_unit4/g4/in_1      ^                                        +0     1587     8591 
       carry_unit4/g4/z     (u) ^     unmapped_or2        2  2.4    0   +68     1655     8659 
       carry_unit4/g5/in_1      ^                                        +0     1655     8659 
       carry_unit4/g5/z     (u) ^     unmapped_and2       1  1.2    0   +58     1712     8717 
       carry_unit4/g6/in_1      ^                                        +0     1712     8717 
       carry_unit4/g6/z     (u) ^     unmapped_or2        2  2.4    0   +68     1780     8785 
       carry_unit4/g7/in_1      ^                                        +0     1780     8785 
       carry_unit4/g7/z     (u) ^     unmapped_and2       1  1.2    0   +58     1838     8842 
       carry_unit4/g8/in_1      ^                                        +0     1838     8842 
       carry_unit4/g8/z     (u) ^     unmapped_or2        2  2.4    0   +68     1906     8910 
       carry_unit4/g9/in_1      ^                                        +0     1906     8910 
       carry_unit4/g9/z     (u) ^     unmapped_and2       1  1.2    0   +58     1964     8968 
       carry_unit4/g10/in_1     ^                                        +0     1964     8968 
       carry_unit4/g10/z    (u) ^     unmapped_or2        2  2.4    0   +68     2032     9036 
       carry_unit4/g11/in_1     ^                                        +0     2032     9036 
       carry_unit4/g11/z    (u) ^     unmapped_and2       1  1.2    0   +58     2089     9093 
       carry_unit4/g12/in_1     ^                                        +0     2089     9093 
       carry_unit4/g12/z    (u) ^     unmapped_or2        2  2.4    0   +68     2157     9161 
       carry_unit4/g13/in_1     ^                                        +0     2157     9161 
       carry_unit4/g13/z    (u) ^     unmapped_and2       1  1.2    0   +58     2214     9219 
       carry_unit4/g14/in_1     ^                                        +0     2214     9219 
       carry_unit4/g14/z    (u) ^     unmapped_or2        2  2.4    0   +68     2282     9287 
       carry_unit4/g15/in_1     ^                                        +0     2282     9287 
       carry_unit4/g15/z    (u) ^     unmapped_and2       1  1.2    0   +58     2340     9344 
       carry_unit4/g16/in_1     ^                                        +0     2340     9344 
       carry_unit4/g16/z    (u) ^     unmapped_or2        1  0.0    0   +56     2396     9400 
       carry_out16          <<< ^                                        +0     2396     9400 
----------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
