
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "rectangle_detect:core:fsm" "orig"
load port {clk} input -attr xrf 18845 -attr oid 1 -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/clk}
load port {en} input -attr xrf 18846 -attr oid 2 -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/en}
load port {arst_n} input -attr xrf 18847 -attr oid 3 -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/arst_n}
load portBus {fsm_output(3:0)} output 4 {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -attr xrf 18848 -attr oid 4 -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/fsm_output}
load net {clk} -attr xrf 18849 -attr oid 5
load net {clk} -port {clk} -attr xrf 18850 -attr oid 6
load net {en} -attr xrf 18851 -attr oid 7
load net {en} -port {en} -attr xrf 18852 -attr oid 8
load net {arst_n} -attr xrf 18853 -attr oid 9
load net {arst_n} -port {arst_n} -attr xrf 18854 -attr oid 10
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load netBundle {fsm_output} 4 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} -attr xrf 18855 -attr oid 11 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm/fsm_output}
### END MODULE 

module new "rectangle_detect:core" "orig"
load port {clk} input -attr xrf 18856 -attr oid 12 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load port {en} input -attr xrf 18857 -attr oid 13 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/en}
load port {arst_n} input -attr xrf 18858 -attr oid 14 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load portBus {vga_xy:rsc:mgc_in_wire.d(19:0)} input 20 {vga_xy:rsc:mgc_in_wire.d(19)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(0)} -attr xrf 18859 -attr oid 15 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load portBus {video_in:rsc:mgc_in_wire.d(29:0)} input 30 {video_in:rsc:mgc_in_wire.d(29)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(0)} -attr xrf 18860 -attr oid 16 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_in:rsc:mgc_in_wire.d}
load portBus {x_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {x_top_left:rsc:mgc_in_wire.d(9)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(0)} -attr xrf 18861 -attr oid 17 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load portBus {y_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {y_top_left:rsc:mgc_in_wire.d(9)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(0)} -attr xrf 18862 -attr oid 18 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load portBus {width:rsc:mgc_in_wire.d(9:0)} input 10 {width:rsc:mgc_in_wire.d(9)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(0)} -attr xrf 18863 -attr oid 19 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load portBus {height:rsc:mgc_in_wire.d(9:0)} input 10 {height:rsc:mgc_in_wire.d(9)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(0)} -attr xrf 18864 -attr oid 20 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load portBus {video_out:rsc:mgc_out_stdreg.d(29:0)} output 30 {video_out:rsc:mgc_out_stdreg.d(29)} {video_out:rsc:mgc_out_stdreg.d(28)} {video_out:rsc:mgc_out_stdreg.d(27)} {video_out:rsc:mgc_out_stdreg.d(26)} {video_out:rsc:mgc_out_stdreg.d(25)} {video_out:rsc:mgc_out_stdreg.d(24)} {video_out:rsc:mgc_out_stdreg.d(23)} {video_out:rsc:mgc_out_stdreg.d(22)} {video_out:rsc:mgc_out_stdreg.d(21)} {video_out:rsc:mgc_out_stdreg.d(20)} {video_out:rsc:mgc_out_stdreg.d(19)} {video_out:rsc:mgc_out_stdreg.d(18)} {video_out:rsc:mgc_out_stdreg.d(17)} {video_out:rsc:mgc_out_stdreg.d(16)} {video_out:rsc:mgc_out_stdreg.d(15)} {video_out:rsc:mgc_out_stdreg.d(14)} {video_out:rsc:mgc_out_stdreg.d(13)} {video_out:rsc:mgc_out_stdreg.d(12)} {video_out:rsc:mgc_out_stdreg.d(11)} {video_out:rsc:mgc_out_stdreg.d(10)} {video_out:rsc:mgc_out_stdreg.d(9)} {video_out:rsc:mgc_out_stdreg.d(8)} {video_out:rsc:mgc_out_stdreg.d(7)} {video_out:rsc:mgc_out_stdreg.d(6)} {video_out:rsc:mgc_out_stdreg.d(5)} {video_out:rsc:mgc_out_stdreg.d(4)} {video_out:rsc:mgc_out_stdreg.d(3)} {video_out:rsc:mgc_out_stdreg.d(2)} {video_out:rsc:mgc_out_stdreg.d(1)} {video_out:rsc:mgc_out_stdreg.d(0)} -attr xrf 18865 -attr oid 21 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load port {filled:rsc:mgc_out_stdreg.d} output -attr xrf 18866 -attr oid 22 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/filled:rsc:mgc_out_stdreg.d}
load port {reset:rsc:mgc_in_wire.d} input -attr xrf 18867 -attr oid 23 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reset:rsc:mgc_in_wire.d}
load symbol "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" "INTERFACE" GEN boxcolor 0 \
     portBus {a(9:0)} input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus {b(9:0)} input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     port {eq} output \
     port {ne} output \

load symbol "rectangle_detect:core:fsm" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {fsm_output(3:0)} output 4 {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {A4(0:0)} input 1 {A4(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux1h(3,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(9:0)} input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,20)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(19:0)} input 20 {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(19:0)} input 20 {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(19:0)} output 20 {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(20,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(19:0)} input 20 {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(19:0)} input 20 {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(19:0)} output 20 {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(31:0)} input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(31:0)} input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(31:0)} output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(31:0)} input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(31:0)} input 32 {DRa(31)} {DRa(30)} {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(31:0)} output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,32)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(31:0)} input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(31:0)} input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(31:0)} input 32 {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(31:0)} output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(28,1,6,1,29)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(27:0)} input 28 {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(28:0)} output 29 {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "not(28)" "INTERFACE" INV boxcolor 0 \
     portBus {A(27:0)} input 28 {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(27:0)} output 28 {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(28,1,5,0,29)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(27:0)} input 28 {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(28:0)} output 29 {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,12,-1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(32,-1,1,0,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(31:0)} input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(31:0)} output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "unequal(10,0,10,0)" "INTERFACE" RTL(!=) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     port {Z} output \

load symbol "add(11,0,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,28)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(27:0)} input 28 {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(27:0)} input 28 {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(27:0)} output 28 {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {counter.sva(0)} -attr vt d
load net {counter.sva(1)} -attr vt d
load net {counter.sva(2)} -attr vt d
load net {counter.sva(3)} -attr vt d
load net {counter.sva(4)} -attr vt d
load net {counter.sva(5)} -attr vt d
load net {counter.sva(6)} -attr vt d
load net {counter.sva(7)} -attr vt d
load net {counter.sva(8)} -attr vt d
load net {counter.sva(9)} -attr vt d
load net {counter.sva(10)} -attr vt d
load net {counter.sva(11)} -attr vt d
load net {counter.sva(12)} -attr vt d
load net {counter.sva(13)} -attr vt d
load net {counter.sva(14)} -attr vt d
load net {counter.sva(15)} -attr vt d
load net {counter.sva(16)} -attr vt d
load net {counter.sva(17)} -attr vt d
load net {counter.sva(18)} -attr vt d
load net {counter.sva(19)} -attr vt d
load net {counter.sva(20)} -attr vt d
load net {counter.sva(21)} -attr vt d
load net {counter.sva(22)} -attr vt d
load net {counter.sva(23)} -attr vt d
load net {counter.sva(24)} -attr vt d
load net {counter.sva(25)} -attr vt d
load net {counter.sva(26)} -attr vt d
load net {counter.sva(27)} -attr vt d
load net {counter.sva(28)} -attr vt d
load net {counter.sva(29)} -attr vt d
load net {counter.sva(30)} -attr vt d
load net {counter.sva(31)} -attr vt d
load netBundle {counter.sva} 32 {counter.sva(0)} {counter.sva(1)} {counter.sva(2)} {counter.sva(3)} {counter.sva(4)} {counter.sva(5)} {counter.sva(6)} {counter.sva(7)} {counter.sva(8)} {counter.sva(9)} {counter.sva(10)} {counter.sva(11)} {counter.sva(12)} {counter.sva(13)} {counter.sva(14)} {counter.sva(15)} {counter.sva(16)} {counter.sva(17)} {counter.sva(18)} {counter.sva(19)} {counter.sva(20)} {counter.sva(21)} {counter.sva(22)} {counter.sva(23)} {counter.sva(24)} {counter.sva(25)} {counter.sva(26)} {counter.sva(27)} {counter.sva(28)} {counter.sva(29)} {counter.sva(30)} {counter.sva(31)} -attr xrf 18868 -attr oid 24 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(0)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(1)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(2)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(3)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(4)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(5)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(6)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(7)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(8)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(9)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(10)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(11)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(12)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(13)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(14)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(15)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(16)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(17)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(18)} -attr vt d
load net {io_read(vga_xy:rsc.d).cse.sva(19)} -attr vt d
load netBundle {io_read(vga_xy:rsc.d).cse.sva} 20 {io_read(vga_xy:rsc.d).cse.sva(0)} {io_read(vga_xy:rsc.d).cse.sva(1)} {io_read(vga_xy:rsc.d).cse.sva(2)} {io_read(vga_xy:rsc.d).cse.sva(3)} {io_read(vga_xy:rsc.d).cse.sva(4)} {io_read(vga_xy:rsc.d).cse.sva(5)} {io_read(vga_xy:rsc.d).cse.sva(6)} {io_read(vga_xy:rsc.d).cse.sva(7)} {io_read(vga_xy:rsc.d).cse.sva(8)} {io_read(vga_xy:rsc.d).cse.sva(9)} {io_read(vga_xy:rsc.d).cse.sva(10)} {io_read(vga_xy:rsc.d).cse.sva(11)} {io_read(vga_xy:rsc.d).cse.sva(12)} {io_read(vga_xy:rsc.d).cse.sva(13)} {io_read(vga_xy:rsc.d).cse.sva(14)} {io_read(vga_xy:rsc.d).cse.sva(15)} {io_read(vga_xy:rsc.d).cse.sva(16)} {io_read(vga_xy:rsc.d).cse.sva(17)} {io_read(vga_xy:rsc.d).cse.sva(18)} {io_read(vga_xy:rsc.d).cse.sva(19)} -attr xrf 18869 -attr oid 25 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {counter.sva.dfm(0)} -attr vt d
load net {counter.sva.dfm(1)} -attr vt d
load net {counter.sva.dfm(2)} -attr vt d
load net {counter.sva.dfm(3)} -attr vt d
load net {counter.sva.dfm(4)} -attr vt d
load net {counter.sva.dfm(5)} -attr vt d
load net {counter.sva.dfm(6)} -attr vt d
load net {counter.sva.dfm(7)} -attr vt d
load net {counter.sva.dfm(8)} -attr vt d
load net {counter.sva.dfm(9)} -attr vt d
load net {counter.sva.dfm(10)} -attr vt d
load net {counter.sva.dfm(11)} -attr vt d
load net {counter.sva.dfm(12)} -attr vt d
load net {counter.sva.dfm(13)} -attr vt d
load net {counter.sva.dfm(14)} -attr vt d
load net {counter.sva.dfm(15)} -attr vt d
load net {counter.sva.dfm(16)} -attr vt d
load net {counter.sva.dfm(17)} -attr vt d
load net {counter.sva.dfm(18)} -attr vt d
load net {counter.sva.dfm(19)} -attr vt d
load net {counter.sva.dfm(20)} -attr vt d
load net {counter.sva.dfm(21)} -attr vt d
load net {counter.sva.dfm(22)} -attr vt d
load net {counter.sva.dfm(23)} -attr vt d
load net {counter.sva.dfm(24)} -attr vt d
load net {counter.sva.dfm(25)} -attr vt d
load net {counter.sva.dfm(26)} -attr vt d
load net {counter.sva.dfm(27)} -attr vt d
load net {counter.sva.dfm(28)} -attr vt d
load net {counter.sva.dfm(29)} -attr vt d
load net {counter.sva.dfm(30)} -attr vt d
load net {counter.sva.dfm(31)} -attr vt d
load netBundle {counter.sva.dfm} 32 {counter.sva.dfm(0)} {counter.sva.dfm(1)} {counter.sva.dfm(2)} {counter.sva.dfm(3)} {counter.sva.dfm(4)} {counter.sva.dfm(5)} {counter.sva.dfm(6)} {counter.sva.dfm(7)} {counter.sva.dfm(8)} {counter.sva.dfm(9)} {counter.sva.dfm(10)} {counter.sva.dfm(11)} {counter.sva.dfm(12)} {counter.sva.dfm(13)} {counter.sva.dfm(14)} {counter.sva.dfm(15)} {counter.sva.dfm(16)} {counter.sva.dfm(17)} {counter.sva.dfm(18)} {counter.sva.dfm(19)} {counter.sva.dfm(20)} {counter.sva.dfm(21)} {counter.sva.dfm(22)} {counter.sva.dfm(23)} {counter.sva.dfm(24)} {counter.sva.dfm(25)} {counter.sva.dfm(26)} {counter.sva.dfm(27)} {counter.sva.dfm(28)} {counter.sva.dfm(29)} {counter.sva.dfm(30)} {counter.sva.dfm(31)} -attr xrf 18870 -attr oid 26 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {slc(x_top_left).cse.sva(0)} -attr vt d
load net {slc(x_top_left).cse.sva(1)} -attr vt d
load net {slc(x_top_left).cse.sva(2)} -attr vt d
load net {slc(x_top_left).cse.sva(3)} -attr vt d
load net {slc(x_top_left).cse.sva(4)} -attr vt d
load net {slc(x_top_left).cse.sva(5)} -attr vt d
load net {slc(x_top_left).cse.sva(6)} -attr vt d
load net {slc(x_top_left).cse.sva(7)} -attr vt d
load net {slc(x_top_left).cse.sva(8)} -attr vt d
load net {slc(x_top_left).cse.sva(9)} -attr vt d
load netBundle {slc(x_top_left).cse.sva} 10 {slc(x_top_left).cse.sva(0)} {slc(x_top_left).cse.sva(1)} {slc(x_top_left).cse.sva(2)} {slc(x_top_left).cse.sva(3)} {slc(x_top_left).cse.sva(4)} {slc(x_top_left).cse.sva(5)} {slc(x_top_left).cse.sva(6)} {slc(x_top_left).cse.sva(7)} {slc(x_top_left).cse.sva(8)} {slc(x_top_left).cse.sva(9)} -attr xrf 18871 -attr oid 27 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(width).cse.sva(0)} -attr vt d
load net {slc(width).cse.sva(1)} -attr vt d
load net {slc(width).cse.sva(2)} -attr vt d
load net {slc(width).cse.sva(3)} -attr vt d
load net {slc(width).cse.sva(4)} -attr vt d
load net {slc(width).cse.sva(5)} -attr vt d
load net {slc(width).cse.sva(6)} -attr vt d
load net {slc(width).cse.sva(7)} -attr vt d
load net {slc(width).cse.sva(8)} -attr vt d
load net {slc(width).cse.sva(9)} -attr vt d
load netBundle {slc(width).cse.sva} 10 {slc(width).cse.sva(0)} {slc(width).cse.sva(1)} {slc(width).cse.sva(2)} {slc(width).cse.sva(3)} {slc(width).cse.sva(4)} {slc(width).cse.sva(5)} {slc(width).cse.sva(6)} {slc(width).cse.sva(7)} {slc(width).cse.sva(8)} {slc(width).cse.sva(9)} -attr xrf 18872 -attr oid 28 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {mux#2.itm(0)} -attr vt d
load net {mux#2.itm(1)} -attr vt d
load net {mux#2.itm(2)} -attr vt d
load net {mux#2.itm(3)} -attr vt d
load net {mux#2.itm(4)} -attr vt d
load net {mux#2.itm(5)} -attr vt d
load net {mux#2.itm(6)} -attr vt d
load net {mux#2.itm(7)} -attr vt d
load net {mux#2.itm(8)} -attr vt d
load net {mux#2.itm(9)} -attr vt d
load netBundle {mux#2.itm} 10 {mux#2.itm(0)} {mux#2.itm(1)} {mux#2.itm(2)} {mux#2.itm(3)} {mux#2.itm(4)} {mux#2.itm(5)} {mux#2.itm(6)} {mux#2.itm(7)} {mux#2.itm(8)} {mux#2.itm(9)} -attr xrf 18873 -attr oid 29 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#3.itm(0)} -attr vt d
load net {mux#3.itm(1)} -attr vt d
load net {mux#3.itm(2)} -attr vt d
load net {mux#3.itm(3)} -attr vt d
load net {mux#3.itm(4)} -attr vt d
load net {mux#3.itm(5)} -attr vt d
load net {mux#3.itm(6)} -attr vt d
load net {mux#3.itm(7)} -attr vt d
load net {mux#3.itm(8)} -attr vt d
load net {mux#3.itm(9)} -attr vt d
load netBundle {mux#3.itm} 10 {mux#3.itm(0)} {mux#3.itm(1)} {mux#3.itm(2)} {mux#3.itm(3)} {mux#3.itm(4)} {mux#3.itm(5)} {mux#3.itm(6)} {mux#3.itm(7)} {mux#3.itm(8)} {mux#3.itm(9)} -attr xrf 18874 -attr oid 30 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#4.itm(0)} -attr vt d
load net {mux#4.itm(1)} -attr vt d
load net {mux#4.itm(2)} -attr vt d
load net {mux#4.itm(3)} -attr vt d
load net {mux#4.itm(4)} -attr vt d
load net {mux#4.itm(5)} -attr vt d
load net {mux#4.itm(6)} -attr vt d
load net {mux#4.itm(7)} -attr vt d
load net {mux#4.itm(8)} -attr vt d
load net {mux#4.itm(9)} -attr vt d
load netBundle {mux#4.itm} 10 {mux#4.itm(0)} {mux#4.itm(1)} {mux#4.itm(2)} {mux#4.itm(3)} {mux#4.itm(4)} {mux#4.itm(5)} {mux#4.itm(6)} {mux#4.itm(7)} {mux#4.itm(8)} {mux#4.itm(9)} -attr xrf 18875 -attr oid 31 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {if#3:acc#8(0)} -attr vt d
load net {if#3:acc#8(1)} -attr vt d
load net {if#3:acc#8(2)} -attr vt d
load net {if#3:acc#8(3)} -attr vt d
load net {if#3:acc#8(4)} -attr vt d
load net {if#3:acc#8(5)} -attr vt d
load net {if#3:acc#8(6)} -attr vt d
load net {if#3:acc#8(7)} -attr vt d
load net {if#3:acc#8(8)} -attr vt d
load net {if#3:acc#8(9)} -attr vt d
load net {if#3:acc#8(10)} -attr vt d
load net {if#3:acc#8(11)} -attr vt d
load netBundle {if#3:acc#8} 12 {if#3:acc#8(0)} {if#3:acc#8(1)} {if#3:acc#8(2)} {if#3:acc#8(3)} {if#3:acc#8(4)} {if#3:acc#8(5)} {if#3:acc#8(6)} {if#3:acc#8(7)} {if#3:acc#8(8)} {if#3:acc#8(9)} {if#3:acc#8(10)} {if#3:acc#8(11)} -attr xrf 18876 -attr oid 32 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#6(0)} -attr vt d
load net {if#3:acc#6(1)} -attr vt d
load net {if#3:acc#6(2)} -attr vt d
load net {if#3:acc#6(3)} -attr vt d
load net {if#3:acc#6(4)} -attr vt d
load net {if#3:acc#6(5)} -attr vt d
load net {if#3:acc#6(6)} -attr vt d
load net {if#3:acc#6(7)} -attr vt d
load net {if#3:acc#6(8)} -attr vt d
load net {if#3:acc#6(9)} -attr vt d
load net {if#3:acc#6(10)} -attr vt d
load net {if#3:acc#6(11)} -attr vt d
load netBundle {if#3:acc#6} 12 {if#3:acc#6(0)} {if#3:acc#6(1)} {if#3:acc#6(2)} {if#3:acc#6(3)} {if#3:acc#6(4)} {if#3:acc#6(5)} {if#3:acc#6(6)} {if#3:acc#6(7)} {if#3:acc#6(8)} {if#3:acc#6(9)} {if#3:acc#6(10)} {if#3:acc#6(11)} -attr xrf 18877 -attr oid 33 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {eq.out#2} -attr xrf 18878 -attr oid 34
load net {counter.sva#2(0)} -attr vt d
load net {counter.sva#2(1)} -attr vt d
load net {counter.sva#2(2)} -attr vt d
load net {counter.sva#2(3)} -attr vt d
load net {counter.sva#2(4)} -attr vt d
load net {counter.sva#2(5)} -attr vt d
load net {counter.sva#2(6)} -attr vt d
load net {counter.sva#2(7)} -attr vt d
load net {counter.sva#2(8)} -attr vt d
load net {counter.sva#2(9)} -attr vt d
load net {counter.sva#2(10)} -attr vt d
load net {counter.sva#2(11)} -attr vt d
load net {counter.sva#2(12)} -attr vt d
load net {counter.sva#2(13)} -attr vt d
load net {counter.sva#2(14)} -attr vt d
load net {counter.sva#2(15)} -attr vt d
load net {counter.sva#2(16)} -attr vt d
load net {counter.sva#2(17)} -attr vt d
load net {counter.sva#2(18)} -attr vt d
load net {counter.sva#2(19)} -attr vt d
load net {counter.sva#2(20)} -attr vt d
load net {counter.sva#2(21)} -attr vt d
load net {counter.sva#2(22)} -attr vt d
load net {counter.sva#2(23)} -attr vt d
load net {counter.sva#2(24)} -attr vt d
load net {counter.sva#2(25)} -attr vt d
load net {counter.sva#2(26)} -attr vt d
load net {counter.sva#2(27)} -attr vt d
load net {counter.sva#2(28)} -attr vt d
load net {counter.sva#2(29)} -attr vt d
load net {counter.sva#2(30)} -attr vt d
load net {counter.sva#2(31)} -attr vt d
load netBundle {counter.sva#2} 32 {counter.sva#2(0)} {counter.sva#2(1)} {counter.sva#2(2)} {counter.sva#2(3)} {counter.sva#2(4)} {counter.sva#2(5)} {counter.sva#2(6)} {counter.sva#2(7)} {counter.sva#2(8)} {counter.sva#2(9)} {counter.sva#2(10)} {counter.sva#2(11)} {counter.sva#2(12)} {counter.sva#2(13)} {counter.sva#2(14)} {counter.sva#2(15)} {counter.sva#2(16)} {counter.sva#2(17)} {counter.sva#2(18)} {counter.sva#2(19)} {counter.sva#2(20)} {counter.sva#2(21)} {counter.sva#2(22)} {counter.sva#2(23)} {counter.sva#2(24)} {counter.sva#2(25)} {counter.sva#2(26)} {counter.sva#2(27)} {counter.sva#2(28)} {counter.sva#2(29)} {counter.sva#2(30)} {counter.sva#2(31)} -attr xrf 18879 -attr oid 35 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {else#2:if:slc(counter)#2(0)} -attr vt d
load net {else#2:if:slc(counter)#2(1)} -attr vt d
load net {else#2:if:slc(counter)#2(2)} -attr vt d
load net {else#2:if:slc(counter)#2(3)} -attr vt d
load net {else#2:if:slc(counter)#2(4)} -attr vt d
load net {else#2:if:slc(counter)#2(5)} -attr vt d
load net {else#2:if:slc(counter)#2(6)} -attr vt d
load net {else#2:if:slc(counter)#2(7)} -attr vt d
load net {else#2:if:slc(counter)#2(8)} -attr vt d
load net {else#2:if:slc(counter)#2(9)} -attr vt d
load net {else#2:if:slc(counter)#2(10)} -attr vt d
load net {else#2:if:slc(counter)#2(11)} -attr vt d
load net {else#2:if:slc(counter)#2(12)} -attr vt d
load net {else#2:if:slc(counter)#2(13)} -attr vt d
load net {else#2:if:slc(counter)#2(14)} -attr vt d
load net {else#2:if:slc(counter)#2(15)} -attr vt d
load net {else#2:if:slc(counter)#2(16)} -attr vt d
load net {else#2:if:slc(counter)#2(17)} -attr vt d
load net {else#2:if:slc(counter)#2(18)} -attr vt d
load net {else#2:if:slc(counter)#2(19)} -attr vt d
load net {else#2:if:slc(counter)#2(20)} -attr vt d
load net {else#2:if:slc(counter)#2(21)} -attr vt d
load net {else#2:if:slc(counter)#2(22)} -attr vt d
load net {else#2:if:slc(counter)#2(23)} -attr vt d
load net {else#2:if:slc(counter)#2(24)} -attr vt d
load net {else#2:if:slc(counter)#2(25)} -attr vt d
load net {else#2:if:slc(counter)#2(26)} -attr vt d
load net {else#2:if:slc(counter)#2(27)} -attr vt d
load netBundle {else#2:if:slc(counter)#2} 28 {else#2:if:slc(counter)#2(0)} {else#2:if:slc(counter)#2(1)} {else#2:if:slc(counter)#2(2)} {else#2:if:slc(counter)#2(3)} {else#2:if:slc(counter)#2(4)} {else#2:if:slc(counter)#2(5)} {else#2:if:slc(counter)#2(6)} {else#2:if:slc(counter)#2(7)} {else#2:if:slc(counter)#2(8)} {else#2:if:slc(counter)#2(9)} {else#2:if:slc(counter)#2(10)} {else#2:if:slc(counter)#2(11)} {else#2:if:slc(counter)#2(12)} {else#2:if:slc(counter)#2(13)} {else#2:if:slc(counter)#2(14)} {else#2:if:slc(counter)#2(15)} {else#2:if:slc(counter)#2(16)} {else#2:if:slc(counter)#2(17)} {else#2:if:slc(counter)#2(18)} {else#2:if:slc(counter)#2(19)} {else#2:if:slc(counter)#2(20)} {else#2:if:slc(counter)#2(21)} {else#2:if:slc(counter)#2(22)} {else#2:if:slc(counter)#2(23)} {else#2:if:slc(counter)#2(24)} {else#2:if:slc(counter)#2(25)} {else#2:if:slc(counter)#2(26)} {else#2:if:slc(counter)#2(27)} -attr xrf 18880 -attr oid 36 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {mux1h.itm(0)} -attr vt d
load net {mux1h.itm(1)} -attr vt d
load net {mux1h.itm(2)} -attr vt d
load net {mux1h.itm(3)} -attr vt d
load net {mux1h.itm(4)} -attr vt d
load net {mux1h.itm(5)} -attr vt d
load net {mux1h.itm(6)} -attr vt d
load net {mux1h.itm(7)} -attr vt d
load net {mux1h.itm(8)} -attr vt d
load net {mux1h.itm(9)} -attr vt d
load netBundle {mux1h.itm} 10 {mux1h.itm(0)} {mux1h.itm(1)} {mux1h.itm(2)} {mux1h.itm(3)} {mux1h.itm(4)} {mux1h.itm(5)} {mux1h.itm(6)} {mux1h.itm(7)} {mux1h.itm(8)} {mux1h.itm(9)} -attr xrf 18881 -attr oid 37 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {if#1:exs#3.itm(0)} -attr vt d
load net {if#1:exs#3.itm(1)} -attr vt d
load net {if#1:exs#3.itm(2)} -attr vt d
load net {if#1:exs#3.itm(3)} -attr vt d
load net {if#1:exs#3.itm(4)} -attr vt d
load net {if#1:exs#3.itm(5)} -attr vt d
load net {if#1:exs#3.itm(6)} -attr vt d
load net {if#1:exs#3.itm(7)} -attr vt d
load net {if#1:exs#3.itm(8)} -attr vt d
load net {if#1:exs#3.itm(9)} -attr vt d
load netBundle {if#1:exs#3.itm} 10 {if#1:exs#3.itm(0)} {if#1:exs#3.itm(1)} {if#1:exs#3.itm(2)} {if#1:exs#3.itm(3)} {if#1:exs#3.itm(4)} {if#1:exs#3.itm(5)} {if#1:exs#3.itm(6)} {if#1:exs#3.itm(7)} {if#1:exs#3.itm(8)} {if#1:exs#3.itm(9)} -attr xrf 18882 -attr oid 38 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#2.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#2.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 18883 -attr oid 39 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {mux1h#1.itm(0)} -attr vt d
load net {mux1h#1.itm(1)} -attr vt d
load net {mux1h#1.itm(2)} -attr vt d
load net {mux1h#1.itm(3)} -attr vt d
load net {mux1h#1.itm(4)} -attr vt d
load net {mux1h#1.itm(5)} -attr vt d
load net {mux1h#1.itm(6)} -attr vt d
load net {mux1h#1.itm(7)} -attr vt d
load net {mux1h#1.itm(8)} -attr vt d
load net {mux1h#1.itm(9)} -attr vt d
load netBundle {mux1h#1.itm} 10 {mux1h#1.itm(0)} {mux1h#1.itm(1)} {mux1h#1.itm(2)} {mux1h#1.itm(3)} {mux1h#1.itm(4)} {mux1h#1.itm(5)} {mux1h#1.itm(6)} {mux1h#1.itm(7)} {mux1h#1.itm(8)} {mux1h#1.itm(9)} -attr xrf 18884 -attr oid 40 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {if#1:exs#5.itm(0)} -attr vt d
load net {if#1:exs#5.itm(1)} -attr vt d
load net {if#1:exs#5.itm(2)} -attr vt d
load net {if#1:exs#5.itm(3)} -attr vt d
load net {if#1:exs#5.itm(4)} -attr vt d
load net {if#1:exs#5.itm(5)} -attr vt d
load net {if#1:exs#5.itm(6)} -attr vt d
load net {if#1:exs#5.itm(7)} -attr vt d
load net {if#1:exs#5.itm(8)} -attr vt d
load net {if#1:exs#5.itm(9)} -attr vt d
load netBundle {if#1:exs#5.itm} 10 {if#1:exs#5.itm(0)} {if#1:exs#5.itm(1)} {if#1:exs#5.itm(2)} {if#1:exs#5.itm(3)} {if#1:exs#5.itm(4)} {if#1:exs#5.itm(5)} {if#1:exs#5.itm(6)} {if#1:exs#5.itm(7)} {if#1:exs#5.itm(8)} {if#1:exs#5.itm(9)} -attr xrf 18885 -attr oid 41 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#1.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#1.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 18886 -attr oid 42 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {mux1h#2.itm(0)} -attr vt d
load net {mux1h#2.itm(1)} -attr vt d
load net {mux1h#2.itm(2)} -attr vt d
load net {mux1h#2.itm(3)} -attr vt d
load net {mux1h#2.itm(4)} -attr vt d
load net {mux1h#2.itm(5)} -attr vt d
load net {mux1h#2.itm(6)} -attr vt d
load net {mux1h#2.itm(7)} -attr vt d
load net {mux1h#2.itm(8)} -attr vt d
load net {mux1h#2.itm(9)} -attr vt d
load netBundle {mux1h#2.itm} 10 {mux1h#2.itm(0)} {mux1h#2.itm(1)} {mux1h#2.itm(2)} {mux1h#2.itm(3)} {mux1h#2.itm(4)} {mux1h#2.itm(5)} {mux1h#2.itm(6)} {mux1h#2.itm(7)} {mux1h#2.itm(8)} {mux1h#2.itm(9)} -attr xrf 18887 -attr oid 43 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {if#1:exs#4.itm(0)} -attr vt d
load net {if#1:exs#4.itm(1)} -attr vt d
load net {if#1:exs#4.itm(2)} -attr vt d
load net {if#1:exs#4.itm(3)} -attr vt d
load net {if#1:exs#4.itm(4)} -attr vt d
load net {if#1:exs#4.itm(5)} -attr vt d
load net {if#1:exs#4.itm(6)} -attr vt d
load net {if#1:exs#4.itm(7)} -attr vt d
load net {if#1:exs#4.itm(8)} -attr vt d
load net {if#1:exs#4.itm(9)} -attr vt d
load netBundle {if#1:exs#4.itm} 10 {if#1:exs#4.itm(0)} {if#1:exs#4.itm(1)} {if#1:exs#4.itm(2)} {if#1:exs#4.itm(3)} {if#1:exs#4.itm(4)} {if#1:exs#4.itm(5)} {if#1:exs#4.itm(6)} {if#1:exs#4.itm(7)} {if#1:exs#4.itm(8)} {if#1:exs#4.itm(9)} -attr xrf 18888 -attr oid 44 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {slc(video_in:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d).itm} 10 {slc(video_in:rsc:mgc_in_wire.d).itm(0)} {slc(video_in:rsc:mgc_in_wire.d).itm(1)} {slc(video_in:rsc:mgc_in_wire.d).itm(2)} {slc(video_in:rsc:mgc_in_wire.d).itm(3)} {slc(video_in:rsc:mgc_in_wire.d).itm(4)} {slc(video_in:rsc:mgc_in_wire.d).itm(5)} {slc(video_in:rsc:mgc_in_wire.d).itm(6)} {slc(video_in:rsc:mgc_in_wire.d).itm(7)} {slc(video_in:rsc:mgc_in_wire.d).itm(8)} {slc(video_in:rsc:mgc_in_wire.d).itm(9)} -attr xrf 18889 -attr oid 45 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {mux#2.itm#2(0)} -attr vt d
load net {mux#2.itm#2(1)} -attr vt d
load net {mux#2.itm#2(2)} -attr vt d
load net {mux#2.itm#2(3)} -attr vt d
load net {mux#2.itm#2(4)} -attr vt d
load net {mux#2.itm#2(5)} -attr vt d
load net {mux#2.itm#2(6)} -attr vt d
load net {mux#2.itm#2(7)} -attr vt d
load net {mux#2.itm#2(8)} -attr vt d
load net {mux#2.itm#2(9)} -attr vt d
load net {mux#2.itm#2(10)} -attr vt d
load net {mux#2.itm#2(11)} -attr vt d
load net {mux#2.itm#2(12)} -attr vt d
load net {mux#2.itm#2(13)} -attr vt d
load net {mux#2.itm#2(14)} -attr vt d
load net {mux#2.itm#2(15)} -attr vt d
load net {mux#2.itm#2(16)} -attr vt d
load net {mux#2.itm#2(17)} -attr vt d
load net {mux#2.itm#2(18)} -attr vt d
load net {mux#2.itm#2(19)} -attr vt d
load netBundle {mux#2.itm#2} 20 {mux#2.itm#2(0)} {mux#2.itm#2(1)} {mux#2.itm#2(2)} {mux#2.itm#2(3)} {mux#2.itm#2(4)} {mux#2.itm#2(5)} {mux#2.itm#2(6)} {mux#2.itm#2(7)} {mux#2.itm#2(8)} {mux#2.itm#2(9)} {mux#2.itm#2(10)} {mux#2.itm#2(11)} {mux#2.itm#2(12)} {mux#2.itm#2(13)} {mux#2.itm#2(14)} {mux#2.itm#2(15)} {mux#2.itm#2(16)} {mux#2.itm#2(17)} {mux#2.itm#2(18)} {mux#2.itm#2(19)} -attr xrf 18890 -attr oid 46 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#3.itm#2(0)} -attr vt d
load net {mux#3.itm#2(1)} -attr vt d
load net {mux#3.itm#2(2)} -attr vt d
load net {mux#3.itm#2(3)} -attr vt d
load net {mux#3.itm#2(4)} -attr vt d
load net {mux#3.itm#2(5)} -attr vt d
load net {mux#3.itm#2(6)} -attr vt d
load net {mux#3.itm#2(7)} -attr vt d
load net {mux#3.itm#2(8)} -attr vt d
load net {mux#3.itm#2(9)} -attr vt d
load netBundle {mux#3.itm#2} 10 {mux#3.itm#2(0)} {mux#3.itm#2(1)} {mux#3.itm#2(2)} {mux#3.itm#2(3)} {mux#3.itm#2(4)} {mux#3.itm#2(5)} {mux#3.itm#2(6)} {mux#3.itm#2(7)} {mux#3.itm#2(8)} {mux#3.itm#2(9)} -attr xrf 18891 -attr oid 47 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {and.itm(0)} -attr vt d
load net {and.itm(1)} -attr vt d
load net {and.itm(2)} -attr vt d
load net {and.itm(3)} -attr vt d
load net {and.itm(4)} -attr vt d
load net {and.itm(5)} -attr vt d
load net {and.itm(6)} -attr vt d
load net {and.itm(7)} -attr vt d
load net {and.itm(8)} -attr vt d
load net {and.itm(9)} -attr vt d
load net {and.itm(10)} -attr vt d
load net {and.itm(11)} -attr vt d
load net {and.itm(12)} -attr vt d
load net {and.itm(13)} -attr vt d
load net {and.itm(14)} -attr vt d
load net {and.itm(15)} -attr vt d
load net {and.itm(16)} -attr vt d
load net {and.itm(17)} -attr vt d
load net {and.itm(18)} -attr vt d
load net {and.itm(19)} -attr vt d
load net {and.itm(20)} -attr vt d
load net {and.itm(21)} -attr vt d
load net {and.itm(22)} -attr vt d
load net {and.itm(23)} -attr vt d
load net {and.itm(24)} -attr vt d
load net {and.itm(25)} -attr vt d
load net {and.itm(26)} -attr vt d
load net {and.itm(27)} -attr vt d
load net {and.itm(28)} -attr vt d
load net {and.itm(29)} -attr vt d
load net {and.itm(30)} -attr vt d
load net {and.itm(31)} -attr vt d
load netBundle {and.itm} 32 {and.itm(0)} {and.itm(1)} {and.itm(2)} {and.itm(3)} {and.itm(4)} {and.itm(5)} {and.itm(6)} {and.itm(7)} {and.itm(8)} {and.itm(9)} {and.itm(10)} {and.itm(11)} {and.itm(12)} {and.itm(13)} {and.itm(14)} {and.itm(15)} {and.itm(16)} {and.itm(17)} {and.itm(18)} {and.itm(19)} {and.itm(20)} {and.itm(21)} {and.itm(22)} {and.itm(23)} {and.itm(24)} {and.itm(25)} {and.itm(26)} {and.itm(27)} {and.itm(28)} {and.itm(29)} {and.itm(30)} {and.itm(31)} -attr xrf 18892 -attr oid 48 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load net {exs.itm(2)} -attr vt d
load net {exs.itm(3)} -attr vt d
load net {exs.itm(4)} -attr vt d
load net {exs.itm(5)} -attr vt d
load net {exs.itm(6)} -attr vt d
load net {exs.itm(7)} -attr vt d
load net {exs.itm(8)} -attr vt d
load net {exs.itm(9)} -attr vt d
load net {exs.itm(10)} -attr vt d
load net {exs.itm(11)} -attr vt d
load net {exs.itm(12)} -attr vt d
load net {exs.itm(13)} -attr vt d
load net {exs.itm(14)} -attr vt d
load net {exs.itm(15)} -attr vt d
load net {exs.itm(16)} -attr vt d
load net {exs.itm(17)} -attr vt d
load net {exs.itm(18)} -attr vt d
load net {exs.itm(19)} -attr vt d
load net {exs.itm(20)} -attr vt d
load net {exs.itm(21)} -attr vt d
load net {exs.itm(22)} -attr vt d
load net {exs.itm(23)} -attr vt d
load net {exs.itm(24)} -attr vt d
load net {exs.itm(25)} -attr vt d
load net {exs.itm(26)} -attr vt d
load net {exs.itm(27)} -attr vt d
load net {exs.itm(28)} -attr vt d
load net {exs.itm(29)} -attr vt d
load net {exs.itm(30)} -attr vt d
load net {exs.itm(31)} -attr vt d
load netBundle {exs.itm} 32 {exs.itm(0)} {exs.itm(1)} {exs.itm(2)} {exs.itm(3)} {exs.itm(4)} {exs.itm(5)} {exs.itm(6)} {exs.itm(7)} {exs.itm(8)} {exs.itm(9)} {exs.itm(10)} {exs.itm(11)} {exs.itm(12)} {exs.itm(13)} {exs.itm(14)} {exs.itm(15)} {exs.itm(16)} {exs.itm(17)} {exs.itm(18)} {exs.itm(19)} {exs.itm(20)} {exs.itm(21)} {exs.itm(22)} {exs.itm(23)} {exs.itm(24)} {exs.itm(25)} {exs.itm(26)} {exs.itm(27)} {exs.itm(28)} {exs.itm(29)} {exs.itm(30)} {exs.itm(31)} -attr xrf 18893 -attr oid 49 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {mux#4.itm#2(0)} -attr vt d
load net {mux#4.itm#2(1)} -attr vt d
load net {mux#4.itm#2(2)} -attr vt d
load net {mux#4.itm#2(3)} -attr vt d
load net {mux#4.itm#2(4)} -attr vt d
load net {mux#4.itm#2(5)} -attr vt d
load net {mux#4.itm#2(6)} -attr vt d
load net {mux#4.itm#2(7)} -attr vt d
load net {mux#4.itm#2(8)} -attr vt d
load net {mux#4.itm#2(9)} -attr vt d
load netBundle {mux#4.itm#2} 10 {mux#4.itm#2(0)} {mux#4.itm#2(1)} {mux#4.itm#2(2)} {mux#4.itm#2(3)} {mux#4.itm#2(4)} {mux#4.itm#2(5)} {mux#4.itm#2(6)} {mux#4.itm#2(7)} {mux#4.itm#2(8)} {mux#4.itm#2(9)} -attr xrf 18894 -attr oid 50 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load net {mux#9.itm(8)} -attr vt d
load net {mux#9.itm(9)} -attr vt d
load net {mux#9.itm(10)} -attr vt d
load net {mux#9.itm(11)} -attr vt d
load net {mux#9.itm(12)} -attr vt d
load net {mux#9.itm(13)} -attr vt d
load net {mux#9.itm(14)} -attr vt d
load net {mux#9.itm(15)} -attr vt d
load net {mux#9.itm(16)} -attr vt d
load net {mux#9.itm(17)} -attr vt d
load net {mux#9.itm(18)} -attr vt d
load net {mux#9.itm(19)} -attr vt d
load net {mux#9.itm(20)} -attr vt d
load net {mux#9.itm(21)} -attr vt d
load net {mux#9.itm(22)} -attr vt d
load net {mux#9.itm(23)} -attr vt d
load net {mux#9.itm(24)} -attr vt d
load net {mux#9.itm(25)} -attr vt d
load net {mux#9.itm(26)} -attr vt d
load net {mux#9.itm(27)} -attr vt d
load net {mux#9.itm(28)} -attr vt d
load net {mux#9.itm(29)} -attr vt d
load netBundle {mux#9.itm} 30 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} {mux#9.itm(8)} {mux#9.itm(9)} {mux#9.itm(10)} {mux#9.itm(11)} {mux#9.itm(12)} {mux#9.itm(13)} {mux#9.itm(14)} {mux#9.itm(15)} {mux#9.itm(16)} {mux#9.itm(17)} {mux#9.itm(18)} {mux#9.itm(19)} {mux#9.itm(20)} {mux#9.itm(21)} {mux#9.itm(22)} {mux#9.itm(23)} {mux#9.itm(24)} {mux#9.itm(25)} {mux#9.itm(26)} {mux#9.itm(27)} {mux#9.itm(28)} {mux#9.itm(29)} -attr xrf 18895 -attr oid 51 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {conc#8.itm(0)} -attr vt d
load net {conc#8.itm(1)} -attr vt d
load net {conc#8.itm(2)} -attr vt d
load net {conc#8.itm(3)} -attr vt d
load net {conc#8.itm(4)} -attr vt d
load net {conc#8.itm(5)} -attr vt d
load net {conc#8.itm(6)} -attr vt d
load net {conc#8.itm(7)} -attr vt d
load net {conc#8.itm(8)} -attr vt d
load net {conc#8.itm(9)} -attr vt d
load net {conc#8.itm(10)} -attr vt d
load net {conc#8.itm(11)} -attr vt d
load net {conc#8.itm(12)} -attr vt d
load net {conc#8.itm(13)} -attr vt d
load net {conc#8.itm(14)} -attr vt d
load net {conc#8.itm(15)} -attr vt d
load net {conc#8.itm(16)} -attr vt d
load net {conc#8.itm(17)} -attr vt d
load net {conc#8.itm(18)} -attr vt d
load net {conc#8.itm(19)} -attr vt d
load net {conc#8.itm(20)} -attr vt d
load net {conc#8.itm(21)} -attr vt d
load net {conc#8.itm(22)} -attr vt d
load net {conc#8.itm(23)} -attr vt d
load net {conc#8.itm(24)} -attr vt d
load net {conc#8.itm(25)} -attr vt d
load net {conc#8.itm(26)} -attr vt d
load net {conc#8.itm(27)} -attr vt d
load net {conc#8.itm(28)} -attr vt d
load net {conc#8.itm(29)} -attr vt d
load netBundle {conc#8.itm} 30 {conc#8.itm(0)} {conc#8.itm(1)} {conc#8.itm(2)} {conc#8.itm(3)} {conc#8.itm(4)} {conc#8.itm(5)} {conc#8.itm(6)} {conc#8.itm(7)} {conc#8.itm(8)} {conc#8.itm(9)} {conc#8.itm(10)} {conc#8.itm(11)} {conc#8.itm(12)} {conc#8.itm(13)} {conc#8.itm(14)} {conc#8.itm(15)} {conc#8.itm(16)} {conc#8.itm(17)} {conc#8.itm(18)} {conc#8.itm(19)} {conc#8.itm(20)} {conc#8.itm(21)} {conc#8.itm(22)} {conc#8.itm(23)} {conc#8.itm(24)} {conc#8.itm(25)} {conc#8.itm(26)} {conc#8.itm(27)} {conc#8.itm(28)} {conc#8.itm(29)} -attr xrf 18896 -attr oid 52 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux1h#3.itm(0)} -attr vt d
load net {mux1h#3.itm(1)} -attr vt d
load net {mux1h#3.itm(2)} -attr vt d
load net {mux1h#3.itm(3)} -attr vt d
load net {mux1h#3.itm(4)} -attr vt d
load net {mux1h#3.itm(5)} -attr vt d
load net {mux1h#3.itm(6)} -attr vt d
load net {mux1h#3.itm(7)} -attr vt d
load net {mux1h#3.itm(8)} -attr vt d
load net {mux1h#3.itm(9)} -attr vt d
load net {mux1h#3.itm(10)} -attr vt d
load net {mux1h#3.itm(11)} -attr vt d
load net {mux1h#3.itm(12)} -attr vt d
load net {mux1h#3.itm(13)} -attr vt d
load net {mux1h#3.itm(14)} -attr vt d
load net {mux1h#3.itm(15)} -attr vt d
load net {mux1h#3.itm(16)} -attr vt d
load net {mux1h#3.itm(17)} -attr vt d
load net {mux1h#3.itm(18)} -attr vt d
load net {mux1h#3.itm(19)} -attr vt d
load net {mux1h#3.itm(20)} -attr vt d
load net {mux1h#3.itm(21)} -attr vt d
load net {mux1h#3.itm(22)} -attr vt d
load net {mux1h#3.itm(23)} -attr vt d
load net {mux1h#3.itm(24)} -attr vt d
load net {mux1h#3.itm(25)} -attr vt d
load net {mux1h#3.itm(26)} -attr vt d
load net {mux1h#3.itm(27)} -attr vt d
load net {mux1h#3.itm(28)} -attr vt d
load net {mux1h#3.itm(29)} -attr vt d
load net {mux1h#3.itm(30)} -attr vt d
load net {mux1h#3.itm(31)} -attr vt d
load netBundle {mux1h#3.itm} 32 {mux1h#3.itm(0)} {mux1h#3.itm(1)} {mux1h#3.itm(2)} {mux1h#3.itm(3)} {mux1h#3.itm(4)} {mux1h#3.itm(5)} {mux1h#3.itm(6)} {mux1h#3.itm(7)} {mux1h#3.itm(8)} {mux1h#3.itm(9)} {mux1h#3.itm(10)} {mux1h#3.itm(11)} {mux1h#3.itm(12)} {mux1h#3.itm(13)} {mux1h#3.itm(14)} {mux1h#3.itm(15)} {mux1h#3.itm(16)} {mux1h#3.itm(17)} {mux1h#3.itm(18)} {mux1h#3.itm(19)} {mux1h#3.itm(20)} {mux1h#3.itm(21)} {mux1h#3.itm(22)} {mux1h#3.itm(23)} {mux1h#3.itm(24)} {mux1h#3.itm(25)} {mux1h#3.itm(26)} {mux1h#3.itm(27)} {mux1h#3.itm(28)} {mux1h#3.itm(29)} {mux1h#3.itm(30)} {mux1h#3.itm(31)} -attr xrf 18897 -attr oid 53 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {not#1.itm(0)} -attr vt d
load net {not#1.itm(1)} -attr vt d
load net {not#1.itm(2)} -attr vt d
load net {not#1.itm(3)} -attr vt d
load net {not#1.itm(4)} -attr vt d
load net {not#1.itm(5)} -attr vt d
load net {not#1.itm(6)} -attr vt d
load net {not#1.itm(7)} -attr vt d
load net {not#1.itm(8)} -attr vt d
load net {not#1.itm(9)} -attr vt d
load net {not#1.itm(10)} -attr vt d
load net {not#1.itm(11)} -attr vt d
load net {not#1.itm(12)} -attr vt d
load net {not#1.itm(13)} -attr vt d
load net {not#1.itm(14)} -attr vt d
load net {not#1.itm(15)} -attr vt d
load net {not#1.itm(16)} -attr vt d
load net {not#1.itm(17)} -attr vt d
load net {not#1.itm(18)} -attr vt d
load net {not#1.itm(19)} -attr vt d
load net {not#1.itm(20)} -attr vt d
load net {not#1.itm(21)} -attr vt d
load net {not#1.itm(22)} -attr vt d
load net {not#1.itm(23)} -attr vt d
load net {not#1.itm(24)} -attr vt d
load net {not#1.itm(25)} -attr vt d
load net {not#1.itm(26)} -attr vt d
load net {not#1.itm(27)} -attr vt d
load netBundle {not#1.itm} 28 {not#1.itm(0)} {not#1.itm(1)} {not#1.itm(2)} {not#1.itm(3)} {not#1.itm(4)} {not#1.itm(5)} {not#1.itm(6)} {not#1.itm(7)} {not#1.itm(8)} {not#1.itm(9)} {not#1.itm(10)} {not#1.itm(11)} {not#1.itm(12)} {not#1.itm(13)} {not#1.itm(14)} {not#1.itm(15)} {not#1.itm(16)} {not#1.itm(17)} {not#1.itm(18)} {not#1.itm(19)} {not#1.itm(20)} {not#1.itm(21)} {not#1.itm(22)} {not#1.itm(23)} {not#1.itm(24)} {not#1.itm(25)} {not#1.itm(26)} {not#1.itm(27)} -attr xrf 18898 -attr oid 54 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {acc#6.itm(0)} -attr vt d
load net {acc#6.itm(1)} -attr vt d
load net {acc#6.itm(2)} -attr vt d
load net {acc#6.itm(3)} -attr vt d
load net {acc#6.itm(4)} -attr vt d
load net {acc#6.itm(5)} -attr vt d
load net {acc#6.itm(6)} -attr vt d
load net {acc#6.itm(7)} -attr vt d
load net {acc#6.itm(8)} -attr vt d
load net {acc#6.itm(9)} -attr vt d
load net {acc#6.itm(10)} -attr vt d
load net {acc#6.itm(11)} -attr vt d
load netBundle {acc#6.itm} 12 {acc#6.itm(0)} {acc#6.itm(1)} {acc#6.itm(2)} {acc#6.itm(3)} {acc#6.itm(4)} {acc#6.itm(5)} {acc#6.itm(6)} {acc#6.itm(7)} {acc#6.itm(8)} {acc#6.itm(9)} {acc#6.itm(10)} {acc#6.itm(11)} -attr xrf 18899 -attr oid 55 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#5.itm(0)} -attr vt d
load net {acc#5.itm(1)} -attr vt d
load net {acc#5.itm(2)} -attr vt d
load net {acc#5.itm(3)} -attr vt d
load net {acc#5.itm(4)} -attr vt d
load net {acc#5.itm(5)} -attr vt d
load net {acc#5.itm(6)} -attr vt d
load net {acc#5.itm(7)} -attr vt d
load net {acc#5.itm(8)} -attr vt d
load net {acc#5.itm(9)} -attr vt d
load net {acc#5.itm(10)} -attr vt d
load netBundle {acc#5.itm} 11 {acc#5.itm(0)} {acc#5.itm(1)} {acc#5.itm(2)} {acc#5.itm(3)} {acc#5.itm(4)} {acc#5.itm(5)} {acc#5.itm(6)} {acc#5.itm(7)} {acc#5.itm(8)} {acc#5.itm(9)} {acc#5.itm(10)} -attr xrf 18900 -attr oid 56 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {i_blue:not.itm(0)} -attr vt d
load net {i_blue:not.itm(1)} -attr vt d
load net {i_blue:not.itm(2)} -attr vt d
load net {i_blue:not.itm(3)} -attr vt d
load net {i_blue:not.itm(4)} -attr vt d
load net {i_blue:not.itm(5)} -attr vt d
load net {i_blue:not.itm(6)} -attr vt d
load net {i_blue:not.itm(7)} -attr vt d
load net {i_blue:not.itm(8)} -attr vt d
load net {i_blue:not.itm(9)} -attr vt d
load netBundle {i_blue:not.itm} 10 {i_blue:not.itm(0)} {i_blue:not.itm(1)} {i_blue:not.itm(2)} {i_blue:not.itm(3)} {i_blue:not.itm(4)} {i_blue:not.itm(5)} {i_blue:not.itm(6)} {i_blue:not.itm(7)} {i_blue:not.itm(8)} {i_blue:not.itm(9)} -attr xrf 18901 -attr oid 57 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#3.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#3.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 18902 -attr oid 58 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {i_green:not.itm(0)} -attr vt d
load net {i_green:not.itm(1)} -attr vt d
load net {i_green:not.itm(2)} -attr vt d
load net {i_green:not.itm(3)} -attr vt d
load net {i_green:not.itm(4)} -attr vt d
load net {i_green:not.itm(5)} -attr vt d
load net {i_green:not.itm(6)} -attr vt d
load net {i_green:not.itm(7)} -attr vt d
load net {i_green:not.itm(8)} -attr vt d
load net {i_green:not.itm(9)} -attr vt d
load netBundle {i_green:not.itm} 10 {i_green:not.itm(0)} {i_green:not.itm(1)} {i_green:not.itm(2)} {i_green:not.itm(3)} {i_green:not.itm(4)} {i_green:not.itm(5)} {i_green:not.itm(6)} {i_green:not.itm(7)} {i_green:not.itm(8)} {i_green:not.itm(9)} -attr xrf 18903 -attr oid 59 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#4.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#4.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#4.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#4.itm(9)} -attr xrf 18904 -attr oid 60 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {i_red:not.itm(0)} -attr vt d
load net {i_red:not.itm(1)} -attr vt d
load net {i_red:not.itm(2)} -attr vt d
load net {i_red:not.itm(3)} -attr vt d
load net {i_red:not.itm(4)} -attr vt d
load net {i_red:not.itm(5)} -attr vt d
load net {i_red:not.itm(6)} -attr vt d
load net {i_red:not.itm(7)} -attr vt d
load net {i_red:not.itm(8)} -attr vt d
load net {i_red:not.itm(9)} -attr vt d
load netBundle {i_red:not.itm} 10 {i_red:not.itm(0)} {i_red:not.itm(1)} {i_red:not.itm(2)} {i_red:not.itm(3)} {i_red:not.itm(4)} {i_red:not.itm(5)} {i_red:not.itm(6)} {i_red:not.itm(7)} {i_red:not.itm(8)} {i_red:not.itm(9)} -attr xrf 18905 -attr oid 61 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#5.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#5.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#5.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#5.itm(9)} -attr xrf 18906 -attr oid 62 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {conc#24.itm(0)} -attr vt d
load net {conc#24.itm(1)} -attr vt d
load net {conc#24.itm(2)} -attr vt d
load net {conc#24.itm(3)} -attr vt d
load net {conc#24.itm(4)} -attr vt d
load net {conc#24.itm(5)} -attr vt d
load net {conc#24.itm(6)} -attr vt d
load net {conc#24.itm(7)} -attr vt d
load net {conc#24.itm(8)} -attr vt d
load net {conc#24.itm(9)} -attr vt d
load net {conc#24.itm(10)} -attr vt d
load net {conc#24.itm(11)} -attr vt d
load netBundle {conc#24.itm} 12 {conc#24.itm(0)} {conc#24.itm(1)} {conc#24.itm(2)} {conc#24.itm(3)} {conc#24.itm(4)} {conc#24.itm(5)} {conc#24.itm(6)} {conc#24.itm(7)} {conc#24.itm(8)} {conc#24.itm(9)} {conc#24.itm(10)} {conc#24.itm(11)} -attr xrf 18907 -attr oid 63 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {conc#25.itm(0)} -attr vt d
load net {conc#25.itm(1)} -attr vt d
load net {conc#25.itm(2)} -attr vt d
load net {conc#25.itm(3)} -attr vt d
load net {conc#25.itm(4)} -attr vt d
load net {conc#25.itm(5)} -attr vt d
load net {conc#25.itm(6)} -attr vt d
load net {conc#25.itm(7)} -attr vt d
load net {conc#25.itm(8)} -attr vt d
load net {conc#25.itm(9)} -attr vt d
load net {conc#25.itm(10)} -attr vt d
load netBundle {conc#25.itm} 11 {conc#25.itm(0)} {conc#25.itm(1)} {conc#25.itm(2)} {conc#25.itm(3)} {conc#25.itm(4)} {conc#25.itm(5)} {conc#25.itm(6)} {conc#25.itm(7)} {conc#25.itm(8)} {conc#25.itm(9)} {conc#25.itm(10)} -attr xrf 18908 -attr oid 64 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(0)} -attr vt d
load net {aif#1:aif:not.itm(1)} -attr vt d
load net {aif#1:aif:not.itm(2)} -attr vt d
load net {aif#1:aif:not.itm(3)} -attr vt d
load net {aif#1:aif:not.itm(4)} -attr vt d
load net {aif#1:aif:not.itm(5)} -attr vt d
load net {aif#1:aif:not.itm(6)} -attr vt d
load net {aif#1:aif:not.itm(7)} -attr vt d
load net {aif#1:aif:not.itm(8)} -attr vt d
load net {aif#1:aif:not.itm(9)} -attr vt d
load netBundle {aif#1:aif:not.itm} 10 {aif#1:aif:not.itm(0)} {aif#1:aif:not.itm(1)} {aif#1:aif:not.itm(2)} {aif#1:aif:not.itm(3)} {aif#1:aif:not.itm(4)} {aif#1:aif:not.itm(5)} {aif#1:aif:not.itm(6)} {aif#1:aif:not.itm(7)} {aif#1:aif:not.itm(8)} {aif#1:aif:not.itm(9)} -attr xrf 18909 -attr oid 65 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 18910 -attr oid 66 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {if#1:slc(if#1:acc#6.sdt).itm(0)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(1)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(2)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(3)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(4)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(5)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(6)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(7)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(8)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(9)} -attr vt d
load net {if#1:slc(if#1:acc#6.sdt).itm(10)} -attr vt d
load netBundle {if#1:slc(if#1:acc#6.sdt).itm} 11 {if#1:slc(if#1:acc#6.sdt).itm(0)} {if#1:slc(if#1:acc#6.sdt).itm(1)} {if#1:slc(if#1:acc#6.sdt).itm(2)} {if#1:slc(if#1:acc#6.sdt).itm(3)} {if#1:slc(if#1:acc#6.sdt).itm(4)} {if#1:slc(if#1:acc#6.sdt).itm(5)} {if#1:slc(if#1:acc#6.sdt).itm(6)} {if#1:slc(if#1:acc#6.sdt).itm(7)} {if#1:slc(if#1:acc#6.sdt).itm(8)} {if#1:slc(if#1:acc#6.sdt).itm(9)} {if#1:slc(if#1:acc#6.sdt).itm(10)} -attr xrf 18911 -attr oid 67 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(0)} -attr vt d
load net {if#1:acc#6.itm(1)} -attr vt d
load net {if#1:acc#6.itm(2)} -attr vt d
load net {if#1:acc#6.itm(3)} -attr vt d
load net {if#1:acc#6.itm(4)} -attr vt d
load net {if#1:acc#6.itm(5)} -attr vt d
load net {if#1:acc#6.itm(6)} -attr vt d
load net {if#1:acc#6.itm(7)} -attr vt d
load net {if#1:acc#6.itm(8)} -attr vt d
load net {if#1:acc#6.itm(9)} -attr vt d
load net {if#1:acc#6.itm(10)} -attr vt d
load net {if#1:acc#6.itm(11)} -attr vt d
load netBundle {if#1:acc#6.itm} 12 {if#1:acc#6.itm(0)} {if#1:acc#6.itm(1)} {if#1:acc#6.itm(2)} {if#1:acc#6.itm(3)} {if#1:acc#6.itm(4)} {if#1:acc#6.itm(5)} {if#1:acc#6.itm(6)} {if#1:acc#6.itm(7)} {if#1:acc#6.itm(8)} {if#1:acc#6.itm(9)} {if#1:acc#6.itm(10)} {if#1:acc#6.itm(11)} -attr xrf 18912 -attr oid 68 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#5.itm(0)} -attr vt d
load net {if#1:acc#5.itm(1)} -attr vt d
load net {if#1:acc#5.itm(2)} -attr vt d
load net {if#1:acc#5.itm(3)} -attr vt d
load net {if#1:acc#5.itm(4)} -attr vt d
load net {if#1:acc#5.itm(5)} -attr vt d
load net {if#1:acc#5.itm(6)} -attr vt d
load net {if#1:acc#5.itm(7)} -attr vt d
load net {if#1:acc#5.itm(8)} -attr vt d
load net {if#1:acc#5.itm(9)} -attr vt d
load net {if#1:acc#5.itm(10)} -attr vt d
load netBundle {if#1:acc#5.itm} 11 {if#1:acc#5.itm(0)} {if#1:acc#5.itm(1)} {if#1:acc#5.itm(2)} {if#1:acc#5.itm(3)} {if#1:acc#5.itm(4)} {if#1:acc#5.itm(5)} {if#1:acc#5.itm(6)} {if#1:acc#5.itm(7)} {if#1:acc#5.itm(8)} {if#1:acc#5.itm(9)} {if#1:acc#5.itm(10)} -attr xrf 18913 -attr oid 69 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:not#3.itm(0)} -attr vt d
load net {if#1:not#3.itm(1)} -attr vt d
load net {if#1:not#3.itm(2)} -attr vt d
load net {if#1:not#3.itm(3)} -attr vt d
load net {if#1:not#3.itm(4)} -attr vt d
load net {if#1:not#3.itm(5)} -attr vt d
load net {if#1:not#3.itm(6)} -attr vt d
load net {if#1:not#3.itm(7)} -attr vt d
load net {if#1:not#3.itm(8)} -attr vt d
load net {if#1:not#3.itm(9)} -attr vt d
load netBundle {if#1:not#3.itm} 10 {if#1:not#3.itm(0)} {if#1:not#3.itm(1)} {if#1:not#3.itm(2)} {if#1:not#3.itm(3)} {if#1:not#3.itm(4)} {if#1:not#3.itm(5)} {if#1:not#3.itm(6)} {if#1:not#3.itm(7)} {if#1:not#3.itm(8)} {if#1:not#3.itm(9)} -attr xrf 18914 -attr oid 70 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#4.itm(0)} -attr vt d
load net {if#1:not#4.itm(1)} -attr vt d
load net {if#1:not#4.itm(2)} -attr vt d
load net {if#1:not#4.itm(3)} -attr vt d
load net {if#1:not#4.itm(4)} -attr vt d
load net {if#1:not#4.itm(5)} -attr vt d
load net {if#1:not#4.itm(6)} -attr vt d
load net {if#1:not#4.itm(7)} -attr vt d
load net {if#1:not#4.itm(8)} -attr vt d
load net {if#1:not#4.itm(9)} -attr vt d
load netBundle {if#1:not#4.itm} 10 {if#1:not#4.itm(0)} {if#1:not#4.itm(1)} {if#1:not#4.itm(2)} {if#1:not#4.itm(3)} {if#1:not#4.itm(4)} {if#1:not#4.itm(5)} {if#1:not#4.itm(6)} {if#1:not#4.itm(7)} {if#1:not#4.itm(8)} {if#1:not#4.itm(9)} -attr xrf 18915 -attr oid 71 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d).itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d).itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(9)} -attr xrf 18916 -attr oid 72 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {conc#26.itm(0)} -attr vt d
load net {conc#26.itm(1)} -attr vt d
load net {conc#26.itm(2)} -attr vt d
load net {conc#26.itm(3)} -attr vt d
load net {conc#26.itm(4)} -attr vt d
load net {conc#26.itm(5)} -attr vt d
load net {conc#26.itm(6)} -attr vt d
load net {conc#26.itm(7)} -attr vt d
load net {conc#26.itm(8)} -attr vt d
load net {conc#26.itm(9)} -attr vt d
load net {conc#26.itm(10)} -attr vt d
load net {conc#26.itm(11)} -attr vt d
load netBundle {conc#26.itm} 12 {conc#26.itm(0)} {conc#26.itm(1)} {conc#26.itm(2)} {conc#26.itm(3)} {conc#26.itm(4)} {conc#26.itm(5)} {conc#26.itm(6)} {conc#26.itm(7)} {conc#26.itm(8)} {conc#26.itm(9)} {conc#26.itm(10)} {conc#26.itm(11)} -attr xrf 18917 -attr oid 73 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {conc#27.itm(0)} -attr vt d
load net {conc#27.itm(1)} -attr vt d
load net {conc#27.itm(2)} -attr vt d
load net {conc#27.itm(3)} -attr vt d
load net {conc#27.itm(4)} -attr vt d
load net {conc#27.itm(5)} -attr vt d
load net {conc#27.itm(6)} -attr vt d
load net {conc#27.itm(7)} -attr vt d
load net {conc#27.itm(8)} -attr vt d
load net {conc#27.itm(9)} -attr vt d
load net {conc#27.itm(10)} -attr vt d
load netBundle {conc#27.itm} 11 {conc#27.itm(0)} {conc#27.itm(1)} {conc#27.itm(2)} {conc#27.itm(3)} {conc#27.itm(4)} {conc#27.itm(5)} {conc#27.itm(6)} {conc#27.itm(7)} {conc#27.itm(8)} {conc#27.itm(9)} {conc#27.itm(10)} -attr xrf 18918 -attr oid 74 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(0)} -attr vt d
load net {aif:not.itm(1)} -attr vt d
load net {aif:not.itm(2)} -attr vt d
load net {aif:not.itm(3)} -attr vt d
load net {aif:not.itm(4)} -attr vt d
load net {aif:not.itm(5)} -attr vt d
load net {aif:not.itm(6)} -attr vt d
load net {aif:not.itm(7)} -attr vt d
load net {aif:not.itm(8)} -attr vt d
load net {aif:not.itm(9)} -attr vt d
load netBundle {aif:not.itm} 10 {aif:not.itm(0)} {aif:not.itm(1)} {aif:not.itm(2)} {aif:not.itm(3)} {aif:not.itm(4)} {aif:not.itm(5)} {aif:not.itm(6)} {aif:not.itm(7)} {aif:not.itm(8)} {aif:not.itm(9)} -attr xrf 18919 -attr oid 75 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 18920 -attr oid 76 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {if#1:slc(if#1:acc.sdt).itm(0)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(1)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(2)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(3)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(4)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(5)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(6)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(7)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(8)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(9)} -attr vt d
load net {if#1:slc(if#1:acc.sdt).itm(10)} -attr vt d
load netBundle {if#1:slc(if#1:acc.sdt).itm} 11 {if#1:slc(if#1:acc.sdt).itm(0)} {if#1:slc(if#1:acc.sdt).itm(1)} {if#1:slc(if#1:acc.sdt).itm(2)} {if#1:slc(if#1:acc.sdt).itm(3)} {if#1:slc(if#1:acc.sdt).itm(4)} {if#1:slc(if#1:acc.sdt).itm(5)} {if#1:slc(if#1:acc.sdt).itm(6)} {if#1:slc(if#1:acc.sdt).itm(7)} {if#1:slc(if#1:acc.sdt).itm(8)} {if#1:slc(if#1:acc.sdt).itm(9)} {if#1:slc(if#1:acc.sdt).itm(10)} -attr xrf 18921 -attr oid 77 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(0)} -attr vt d
load net {if#1:acc#8.itm(1)} -attr vt d
load net {if#1:acc#8.itm(2)} -attr vt d
load net {if#1:acc#8.itm(3)} -attr vt d
load net {if#1:acc#8.itm(4)} -attr vt d
load net {if#1:acc#8.itm(5)} -attr vt d
load net {if#1:acc#8.itm(6)} -attr vt d
load net {if#1:acc#8.itm(7)} -attr vt d
load net {if#1:acc#8.itm(8)} -attr vt d
load net {if#1:acc#8.itm(9)} -attr vt d
load net {if#1:acc#8.itm(10)} -attr vt d
load net {if#1:acc#8.itm(11)} -attr vt d
load netBundle {if#1:acc#8.itm} 12 {if#1:acc#8.itm(0)} {if#1:acc#8.itm(1)} {if#1:acc#8.itm(2)} {if#1:acc#8.itm(3)} {if#1:acc#8.itm(4)} {if#1:acc#8.itm(5)} {if#1:acc#8.itm(6)} {if#1:acc#8.itm(7)} {if#1:acc#8.itm(8)} {if#1:acc#8.itm(9)} {if#1:acc#8.itm(10)} {if#1:acc#8.itm(11)} -attr xrf 18922 -attr oid 78 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#3.itm(0)} -attr vt d
load net {if#1:acc#3.itm(1)} -attr vt d
load net {if#1:acc#3.itm(2)} -attr vt d
load net {if#1:acc#3.itm(3)} -attr vt d
load net {if#1:acc#3.itm(4)} -attr vt d
load net {if#1:acc#3.itm(5)} -attr vt d
load net {if#1:acc#3.itm(6)} -attr vt d
load net {if#1:acc#3.itm(7)} -attr vt d
load net {if#1:acc#3.itm(8)} -attr vt d
load net {if#1:acc#3.itm(9)} -attr vt d
load net {if#1:acc#3.itm(10)} -attr vt d
load netBundle {if#1:acc#3.itm} 11 {if#1:acc#3.itm(0)} {if#1:acc#3.itm(1)} {if#1:acc#3.itm(2)} {if#1:acc#3.itm(3)} {if#1:acc#3.itm(4)} {if#1:acc#3.itm(5)} {if#1:acc#3.itm(6)} {if#1:acc#3.itm(7)} {if#1:acc#3.itm(8)} {if#1:acc#3.itm(9)} {if#1:acc#3.itm(10)} -attr xrf 18923 -attr oid 79 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:not#1.itm(0)} -attr vt d
load net {if#1:not#1.itm(1)} -attr vt d
load net {if#1:not#1.itm(2)} -attr vt d
load net {if#1:not#1.itm(3)} -attr vt d
load net {if#1:not#1.itm(4)} -attr vt d
load net {if#1:not#1.itm(5)} -attr vt d
load net {if#1:not#1.itm(6)} -attr vt d
load net {if#1:not#1.itm(7)} -attr vt d
load net {if#1:not#1.itm(8)} -attr vt d
load net {if#1:not#1.itm(9)} -attr vt d
load netBundle {if#1:not#1.itm} 10 {if#1:not#1.itm(0)} {if#1:not#1.itm(1)} {if#1:not#1.itm(2)} {if#1:not#1.itm(3)} {if#1:not#1.itm(4)} {if#1:not#1.itm(5)} {if#1:not#1.itm(6)} {if#1:not#1.itm(7)} {if#1:not#1.itm(8)} {if#1:not#1.itm(9)} -attr xrf 18924 -attr oid 80 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#2.itm(0)} -attr vt d
load net {if#1:not#2.itm(1)} -attr vt d
load net {if#1:not#2.itm(2)} -attr vt d
load net {if#1:not#2.itm(3)} -attr vt d
load net {if#1:not#2.itm(4)} -attr vt d
load net {if#1:not#2.itm(5)} -attr vt d
load net {if#1:not#2.itm(6)} -attr vt d
load net {if#1:not#2.itm(7)} -attr vt d
load net {if#1:not#2.itm(8)} -attr vt d
load net {if#1:not#2.itm(9)} -attr vt d
load netBundle {if#1:not#2.itm} 10 {if#1:not#2.itm(0)} {if#1:not#2.itm(1)} {if#1:not#2.itm(2)} {if#1:not#2.itm(3)} {if#1:not#2.itm(4)} {if#1:not#2.itm(5)} {if#1:not#2.itm(6)} {if#1:not#2.itm(7)} {if#1:not#2.itm(8)} {if#1:not#2.itm(9)} -attr xrf 18925 -attr oid 81 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 18926 -attr oid 82 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(0)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(1)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(2)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(3)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(4)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(5)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(6)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(7)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(8)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva).itm(9)} -attr vt d
load netBundle {slc(io_read(vga_xy:rsc.d).cse.sva).itm} 10 {slc(io_read(vga_xy:rsc.d).cse.sva).itm(0)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(1)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(2)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(3)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(4)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(5)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(6)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(7)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(8)} {slc(io_read(vga_xy:rsc.d).cse.sva).itm(9)} -attr xrf 18927 -attr oid 83 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {if#3:slc#8.itm(0)} -attr vt d
load net {if#3:slc#8.itm(1)} -attr vt d
load net {if#3:slc#8.itm(2)} -attr vt d
load net {if#3:slc#8.itm(3)} -attr vt d
load net {if#3:slc#8.itm(4)} -attr vt d
load net {if#3:slc#8.itm(5)} -attr vt d
load net {if#3:slc#8.itm(6)} -attr vt d
load net {if#3:slc#8.itm(7)} -attr vt d
load net {if#3:slc#8.itm(8)} -attr vt d
load net {if#3:slc#8.itm(9)} -attr vt d
load netBundle {if#3:slc#8.itm} 10 {if#3:slc#8.itm(0)} {if#3:slc#8.itm(1)} {if#3:slc#8.itm(2)} {if#3:slc#8.itm(3)} {if#3:slc#8.itm(4)} {if#3:slc#8.itm(5)} {if#3:slc#8.itm(6)} {if#3:slc#8.itm(7)} {if#3:slc#8.itm(8)} {if#3:slc#8.itm(9)} -attr xrf 18928 -attr oid 84 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {conc#28.itm(0)} -attr vt d
load net {conc#28.itm(1)} -attr vt d
load net {conc#28.itm(2)} -attr vt d
load net {conc#28.itm(3)} -attr vt d
load net {conc#28.itm(4)} -attr vt d
load net {conc#28.itm(5)} -attr vt d
load net {conc#28.itm(6)} -attr vt d
load net {conc#28.itm(7)} -attr vt d
load net {conc#28.itm(8)} -attr vt d
load net {conc#28.itm(9)} -attr vt d
load net {conc#28.itm(10)} -attr vt d
load netBundle {conc#28.itm} 11 {conc#28.itm(0)} {conc#28.itm(1)} {conc#28.itm(2)} {conc#28.itm(3)} {conc#28.itm(4)} {conc#28.itm(5)} {conc#28.itm(6)} {conc#28.itm(7)} {conc#28.itm(8)} {conc#28.itm(9)} {conc#28.itm(10)} -attr xrf 18929 -attr oid 85 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {conc#29.itm(0)} -attr vt d
load net {conc#29.itm(1)} -attr vt d
load net {conc#29.itm(2)} -attr vt d
load net {conc#29.itm(3)} -attr vt d
load net {conc#29.itm(4)} -attr vt d
load net {conc#29.itm(5)} -attr vt d
load net {conc#29.itm(6)} -attr vt d
load net {conc#29.itm(7)} -attr vt d
load net {conc#29.itm(8)} -attr vt d
load net {conc#29.itm(9)} -attr vt d
load net {conc#29.itm(10)} -attr vt d
load netBundle {conc#29.itm} 11 {conc#29.itm(0)} {conc#29.itm(1)} {conc#29.itm(2)} {conc#29.itm(3)} {conc#29.itm(4)} {conc#29.itm(5)} {conc#29.itm(6)} {conc#29.itm(7)} {conc#29.itm(8)} {conc#29.itm(9)} {conc#29.itm(10)} -attr xrf 18930 -attr oid 86 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {conc#30.itm(0)} -attr vt d
load net {conc#30.itm(1)} -attr vt d
load net {conc#30.itm(2)} -attr vt d
load net {conc#30.itm(3)} -attr vt d
load net {conc#30.itm(4)} -attr vt d
load net {conc#30.itm(5)} -attr vt d
load net {conc#30.itm(6)} -attr vt d
load net {conc#30.itm(7)} -attr vt d
load net {conc#30.itm(8)} -attr vt d
load net {conc#30.itm(9)} -attr vt d
load net {conc#30.itm(10)} -attr vt d
load netBundle {conc#30.itm} 11 {conc#30.itm(0)} {conc#30.itm(1)} {conc#30.itm(2)} {conc#30.itm(3)} {conc#30.itm(4)} {conc#30.itm(5)} {conc#30.itm(6)} {conc#30.itm(7)} {conc#30.itm(8)} {conc#30.itm(9)} {conc#30.itm(10)} -attr xrf 18931 -attr oid 87 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {conc#31.itm(0)} -attr vt d
load net {conc#31.itm(1)} -attr vt d
load net {conc#31.itm(2)} -attr vt d
load net {conc#31.itm(3)} -attr vt d
load net {conc#31.itm(4)} -attr vt d
load net {conc#31.itm(5)} -attr vt d
load net {conc#31.itm(6)} -attr vt d
load net {conc#31.itm(7)} -attr vt d
load net {conc#31.itm(8)} -attr vt d
load net {conc#31.itm(9)} -attr vt d
load net {conc#31.itm(10)} -attr vt d
load netBundle {conc#31.itm} 11 {conc#31.itm(0)} {conc#31.itm(1)} {conc#31.itm(2)} {conc#31.itm(3)} {conc#31.itm(4)} {conc#31.itm(5)} {conc#31.itm(6)} {conc#31.itm(7)} {conc#31.itm(8)} {conc#31.itm(9)} {conc#31.itm(10)} -attr xrf 18932 -attr oid 88 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(counter.sva#2).itm(0)} -attr vt d
load net {slc(counter.sva#2).itm(1)} -attr vt d
load net {slc(counter.sva#2).itm(2)} -attr vt d
load net {slc(counter.sva#2).itm(3)} -attr vt d
load net {slc(counter.sva#2).itm(4)} -attr vt d
load net {slc(counter.sva#2).itm(5)} -attr vt d
load net {slc(counter.sva#2).itm(6)} -attr vt d
load net {slc(counter.sva#2).itm(7)} -attr vt d
load net {slc(counter.sva#2).itm(8)} -attr vt d
load net {slc(counter.sva#2).itm(9)} -attr vt d
load net {slc(counter.sva#2).itm(10)} -attr vt d
load net {slc(counter.sva#2).itm(11)} -attr vt d
load net {slc(counter.sva#2).itm(12)} -attr vt d
load net {slc(counter.sva#2).itm(13)} -attr vt d
load net {slc(counter.sva#2).itm(14)} -attr vt d
load net {slc(counter.sva#2).itm(15)} -attr vt d
load net {slc(counter.sva#2).itm(16)} -attr vt d
load net {slc(counter.sva#2).itm(17)} -attr vt d
load net {slc(counter.sva#2).itm(18)} -attr vt d
load net {slc(counter.sva#2).itm(19)} -attr vt d
load net {slc(counter.sva#2).itm(20)} -attr vt d
load net {slc(counter.sva#2).itm(21)} -attr vt d
load net {slc(counter.sva#2).itm(22)} -attr vt d
load net {slc(counter.sva#2).itm(23)} -attr vt d
load net {slc(counter.sva#2).itm(24)} -attr vt d
load net {slc(counter.sva#2).itm(25)} -attr vt d
load net {slc(counter.sva#2).itm(26)} -attr vt d
load net {slc(counter.sva#2).itm(27)} -attr vt d
load netBundle {slc(counter.sva#2).itm} 28 {slc(counter.sva#2).itm(0)} {slc(counter.sva#2).itm(1)} {slc(counter.sva#2).itm(2)} {slc(counter.sva#2).itm(3)} {slc(counter.sva#2).itm(4)} {slc(counter.sva#2).itm(5)} {slc(counter.sva#2).itm(6)} {slc(counter.sva#2).itm(7)} {slc(counter.sva#2).itm(8)} {slc(counter.sva#2).itm(9)} {slc(counter.sva#2).itm(10)} {slc(counter.sva#2).itm(11)} {slc(counter.sva#2).itm(12)} {slc(counter.sva#2).itm(13)} {slc(counter.sva#2).itm(14)} {slc(counter.sva#2).itm(15)} {slc(counter.sva#2).itm(16)} {slc(counter.sva#2).itm(17)} {slc(counter.sva#2).itm(18)} {slc(counter.sva#2).itm(19)} {slc(counter.sva#2).itm(20)} {slc(counter.sva#2).itm(21)} {slc(counter.sva#2).itm(22)} {slc(counter.sva#2).itm(23)} {slc(counter.sva#2).itm(24)} {slc(counter.sva#2).itm(25)} {slc(counter.sva#2).itm(26)} {slc(counter.sva#2).itm(27)} -attr xrf 18933 -attr oid 89 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {slc(counter.sva.dfm).itm(0)} -attr vt d
load net {slc(counter.sva.dfm).itm(1)} -attr vt d
load net {slc(counter.sva.dfm).itm(2)} -attr vt d
load net {slc(counter.sva.dfm).itm(3)} -attr vt d
load net {slc(counter.sva.dfm).itm(4)} -attr vt d
load net {slc(counter.sva.dfm).itm(5)} -attr vt d
load net {slc(counter.sva.dfm).itm(6)} -attr vt d
load net {slc(counter.sva.dfm).itm(7)} -attr vt d
load net {slc(counter.sva.dfm).itm(8)} -attr vt d
load net {slc(counter.sva.dfm).itm(9)} -attr vt d
load net {slc(counter.sva.dfm).itm(10)} -attr vt d
load net {slc(counter.sva.dfm).itm(11)} -attr vt d
load net {slc(counter.sva.dfm).itm(12)} -attr vt d
load net {slc(counter.sva.dfm).itm(13)} -attr vt d
load net {slc(counter.sva.dfm).itm(14)} -attr vt d
load net {slc(counter.sva.dfm).itm(15)} -attr vt d
load net {slc(counter.sva.dfm).itm(16)} -attr vt d
load net {slc(counter.sva.dfm).itm(17)} -attr vt d
load net {slc(counter.sva.dfm).itm(18)} -attr vt d
load net {slc(counter.sva.dfm).itm(19)} -attr vt d
load net {slc(counter.sva.dfm).itm(20)} -attr vt d
load net {slc(counter.sva.dfm).itm(21)} -attr vt d
load net {slc(counter.sva.dfm).itm(22)} -attr vt d
load net {slc(counter.sva.dfm).itm(23)} -attr vt d
load net {slc(counter.sva.dfm).itm(24)} -attr vt d
load net {slc(counter.sva.dfm).itm(25)} -attr vt d
load net {slc(counter.sva.dfm).itm(26)} -attr vt d
load net {slc(counter.sva.dfm).itm(27)} -attr vt d
load netBundle {slc(counter.sva.dfm).itm} 28 {slc(counter.sva.dfm).itm(0)} {slc(counter.sva.dfm).itm(1)} {slc(counter.sva.dfm).itm(2)} {slc(counter.sva.dfm).itm(3)} {slc(counter.sva.dfm).itm(4)} {slc(counter.sva.dfm).itm(5)} {slc(counter.sva.dfm).itm(6)} {slc(counter.sva.dfm).itm(7)} {slc(counter.sva.dfm).itm(8)} {slc(counter.sva.dfm).itm(9)} {slc(counter.sva.dfm).itm(10)} {slc(counter.sva.dfm).itm(11)} {slc(counter.sva.dfm).itm(12)} {slc(counter.sva.dfm).itm(13)} {slc(counter.sva.dfm).itm(14)} {slc(counter.sva.dfm).itm(15)} {slc(counter.sva.dfm).itm(16)} {slc(counter.sva.dfm).itm(17)} {slc(counter.sva.dfm).itm(18)} {slc(counter.sva.dfm).itm(19)} {slc(counter.sva.dfm).itm(20)} {slc(counter.sva.dfm).itm(21)} {slc(counter.sva.dfm).itm(22)} {slc(counter.sva.dfm).itm(23)} {slc(counter.sva.dfm).itm(24)} {slc(counter.sva.dfm).itm(25)} {slc(counter.sva.dfm).itm(26)} {slc(counter.sva.dfm).itm(27)} -attr xrf 18934 -attr oid 90 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(0)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(1)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(2)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(3)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(4)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(5)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(6)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(7)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(8)} -attr vt d
load net {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(9)} -attr vt d
load netBundle {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm} 10 {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(0)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(1)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(2)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(3)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(4)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(5)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(6)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(7)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(8)} {slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm(9)} -attr xrf 18935 -attr oid 91 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {if#3:slc#3.itm(0)} -attr vt d
load net {if#3:slc#3.itm(1)} -attr vt d
load net {if#3:slc#3.itm(2)} -attr vt d
load net {if#3:slc#3.itm(3)} -attr vt d
load net {if#3:slc#3.itm(4)} -attr vt d
load net {if#3:slc#3.itm(5)} -attr vt d
load net {if#3:slc#3.itm(6)} -attr vt d
load net {if#3:slc#3.itm(7)} -attr vt d
load net {if#3:slc#3.itm(8)} -attr vt d
load net {if#3:slc#3.itm(9)} -attr vt d
load netBundle {if#3:slc#3.itm} 10 {if#3:slc#3.itm(0)} {if#3:slc#3.itm(1)} {if#3:slc#3.itm(2)} {if#3:slc#3.itm(3)} {if#3:slc#3.itm(4)} {if#3:slc#3.itm(5)} {if#3:slc#3.itm(6)} {if#3:slc#3.itm(7)} {if#3:slc#3.itm(8)} {if#3:slc#3.itm(9)} -attr xrf 18936 -attr oid 92 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {clk} -attr xrf 18937 -attr oid 93
load net {clk} -port {clk} -attr xrf 18938 -attr oid 94
load net {en} -attr xrf 18939 -attr oid 95
load net {en} -port {en} -attr xrf 18940 -attr oid 96
load net {arst_n} -attr xrf 18941 -attr oid 97
load net {arst_n} -port {arst_n} -attr xrf 18942 -attr oid 98
load net {vga_xy:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(19)} -attr vt d
load netBundle {vga_xy:rsc:mgc_in_wire.d} 20 {vga_xy:rsc:mgc_in_wire.d(0)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(19)} -attr xrf 18943 -attr oid 99 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(0)} -port {vga_xy:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(1)} -port {vga_xy:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(2)} -port {vga_xy:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(3)} -port {vga_xy:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(4)} -port {vga_xy:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(5)} -port {vga_xy:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(6)} -port {vga_xy:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(7)} -port {vga_xy:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(8)} -port {vga_xy:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(9)} -port {vga_xy:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(10)} -port {vga_xy:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(11)} -port {vga_xy:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(12)} -port {vga_xy:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(13)} -port {vga_xy:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(14)} -port {vga_xy:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(15)} -port {vga_xy:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(16)} -port {vga_xy:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(17)} -port {vga_xy:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(18)} -port {vga_xy:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(19)} -port {vga_xy:rsc:mgc_in_wire.d(19)} -attr vt d
load netBundle {vga_xy:rsc:mgc_in_wire.d} 20 {vga_xy:rsc:mgc_in_wire.d(0)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(19)} -attr xrf 18944 -attr oid 100 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d(0)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(1)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(2)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(3)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(4)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(5)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(6)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(7)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(8)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(9)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(10)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(11)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(12)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(13)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(14)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(15)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(16)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(17)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(18)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(19)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(20)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(21)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(22)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(23)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(24)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(25)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(26)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(27)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(28)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(29)} -attr vt d
load netBundle {video_in:rsc:mgc_in_wire.d} 30 {video_in:rsc:mgc_in_wire.d(0)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(29)} -attr xrf 18945 -attr oid 101 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d(0)} -port {video_in:rsc:mgc_in_wire.d(0)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(1)} -port {video_in:rsc:mgc_in_wire.d(1)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(2)} -port {video_in:rsc:mgc_in_wire.d(2)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(3)} -port {video_in:rsc:mgc_in_wire.d(3)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(4)} -port {video_in:rsc:mgc_in_wire.d(4)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(5)} -port {video_in:rsc:mgc_in_wire.d(5)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(6)} -port {video_in:rsc:mgc_in_wire.d(6)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(7)} -port {video_in:rsc:mgc_in_wire.d(7)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(8)} -port {video_in:rsc:mgc_in_wire.d(8)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(9)} -port {video_in:rsc:mgc_in_wire.d(9)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(10)} -port {video_in:rsc:mgc_in_wire.d(10)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(11)} -port {video_in:rsc:mgc_in_wire.d(11)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(12)} -port {video_in:rsc:mgc_in_wire.d(12)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(13)} -port {video_in:rsc:mgc_in_wire.d(13)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(14)} -port {video_in:rsc:mgc_in_wire.d(14)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(15)} -port {video_in:rsc:mgc_in_wire.d(15)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(16)} -port {video_in:rsc:mgc_in_wire.d(16)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(17)} -port {video_in:rsc:mgc_in_wire.d(17)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(18)} -port {video_in:rsc:mgc_in_wire.d(18)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(19)} -port {video_in:rsc:mgc_in_wire.d(19)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(20)} -port {video_in:rsc:mgc_in_wire.d(20)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(21)} -port {video_in:rsc:mgc_in_wire.d(21)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(22)} -port {video_in:rsc:mgc_in_wire.d(22)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(23)} -port {video_in:rsc:mgc_in_wire.d(23)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(24)} -port {video_in:rsc:mgc_in_wire.d(24)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(25)} -port {video_in:rsc:mgc_in_wire.d(25)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(26)} -port {video_in:rsc:mgc_in_wire.d(26)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(27)} -port {video_in:rsc:mgc_in_wire.d(27)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(28)} -port {video_in:rsc:mgc_in_wire.d(28)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(29)} -port {video_in:rsc:mgc_in_wire.d(29)} -attr vt d
load netBundle {video_in:rsc:mgc_in_wire.d} 30 {video_in:rsc:mgc_in_wire.d(0)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(29)} -attr xrf 18946 -attr oid 102 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_in:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {x_top_left:rsc:mgc_in_wire.d} 10 {x_top_left:rsc:mgc_in_wire.d(0)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 18947 -attr oid 103 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -port {x_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(1)} -port {x_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(2)} -port {x_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(3)} -port {x_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(4)} -port {x_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(5)} -port {x_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(6)} -port {x_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(7)} -port {x_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(8)} -port {x_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(9)} -port {x_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {x_top_left:rsc:mgc_in_wire.d} 10 {x_top_left:rsc:mgc_in_wire.d(0)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 18948 -attr oid 104 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {y_top_left:rsc:mgc_in_wire.d} 10 {y_top_left:rsc:mgc_in_wire.d(0)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 18949 -attr oid 105 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -port {y_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(1)} -port {y_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(2)} -port {y_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(3)} -port {y_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(4)} -port {y_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(5)} -port {y_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(6)} -port {y_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(7)} -port {y_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(8)} -port {y_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(9)} -port {y_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {y_top_left:rsc:mgc_in_wire.d} 10 {y_top_left:rsc:mgc_in_wire.d(0)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 18950 -attr oid 106 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(0)} -attr vt d
load net {width:rsc:mgc_in_wire.d(1)} -attr vt d
load net {width:rsc:mgc_in_wire.d(2)} -attr vt d
load net {width:rsc:mgc_in_wire.d(3)} -attr vt d
load net {width:rsc:mgc_in_wire.d(4)} -attr vt d
load net {width:rsc:mgc_in_wire.d(5)} -attr vt d
load net {width:rsc:mgc_in_wire.d(6)} -attr vt d
load net {width:rsc:mgc_in_wire.d(7)} -attr vt d
load net {width:rsc:mgc_in_wire.d(8)} -attr vt d
load net {width:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {width:rsc:mgc_in_wire.d} 10 {width:rsc:mgc_in_wire.d(0)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(9)} -attr xrf 18951 -attr oid 107 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(0)} -port {width:rsc:mgc_in_wire.d(0)} -attr vt d
load net {width:rsc:mgc_in_wire.d(1)} -port {width:rsc:mgc_in_wire.d(1)} -attr vt d
load net {width:rsc:mgc_in_wire.d(2)} -port {width:rsc:mgc_in_wire.d(2)} -attr vt d
load net {width:rsc:mgc_in_wire.d(3)} -port {width:rsc:mgc_in_wire.d(3)} -attr vt d
load net {width:rsc:mgc_in_wire.d(4)} -port {width:rsc:mgc_in_wire.d(4)} -attr vt d
load net {width:rsc:mgc_in_wire.d(5)} -port {width:rsc:mgc_in_wire.d(5)} -attr vt d
load net {width:rsc:mgc_in_wire.d(6)} -port {width:rsc:mgc_in_wire.d(6)} -attr vt d
load net {width:rsc:mgc_in_wire.d(7)} -port {width:rsc:mgc_in_wire.d(7)} -attr vt d
load net {width:rsc:mgc_in_wire.d(8)} -port {width:rsc:mgc_in_wire.d(8)} -attr vt d
load net {width:rsc:mgc_in_wire.d(9)} -port {width:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {width:rsc:mgc_in_wire.d} 10 {width:rsc:mgc_in_wire.d(0)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(9)} -attr xrf 18952 -attr oid 108 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(0)} -attr vt d
load net {height:rsc:mgc_in_wire.d(1)} -attr vt d
load net {height:rsc:mgc_in_wire.d(2)} -attr vt d
load net {height:rsc:mgc_in_wire.d(3)} -attr vt d
load net {height:rsc:mgc_in_wire.d(4)} -attr vt d
load net {height:rsc:mgc_in_wire.d(5)} -attr vt d
load net {height:rsc:mgc_in_wire.d(6)} -attr vt d
load net {height:rsc:mgc_in_wire.d(7)} -attr vt d
load net {height:rsc:mgc_in_wire.d(8)} -attr vt d
load net {height:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {height:rsc:mgc_in_wire.d} 10 {height:rsc:mgc_in_wire.d(0)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(9)} -attr xrf 18953 -attr oid 109 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(0)} -port {height:rsc:mgc_in_wire.d(0)} -attr vt d
load net {height:rsc:mgc_in_wire.d(1)} -port {height:rsc:mgc_in_wire.d(1)} -attr vt d
load net {height:rsc:mgc_in_wire.d(2)} -port {height:rsc:mgc_in_wire.d(2)} -attr vt d
load net {height:rsc:mgc_in_wire.d(3)} -port {height:rsc:mgc_in_wire.d(3)} -attr vt d
load net {height:rsc:mgc_in_wire.d(4)} -port {height:rsc:mgc_in_wire.d(4)} -attr vt d
load net {height:rsc:mgc_in_wire.d(5)} -port {height:rsc:mgc_in_wire.d(5)} -attr vt d
load net {height:rsc:mgc_in_wire.d(6)} -port {height:rsc:mgc_in_wire.d(6)} -attr vt d
load net {height:rsc:mgc_in_wire.d(7)} -port {height:rsc:mgc_in_wire.d(7)} -attr vt d
load net {height:rsc:mgc_in_wire.d(8)} -port {height:rsc:mgc_in_wire.d(8)} -attr vt d
load net {height:rsc:mgc_in_wire.d(9)} -port {height:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {height:rsc:mgc_in_wire.d} 10 {height:rsc:mgc_in_wire.d(0)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(9)} -attr xrf 18954 -attr oid 110 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {video_out:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {video_out:rsc:mgc_out_stdreg.d} 30 {video_out:rsc:mgc_out_stdreg.d(0)} {video_out:rsc:mgc_out_stdreg.d(1)} {video_out:rsc:mgc_out_stdreg.d(2)} {video_out:rsc:mgc_out_stdreg.d(3)} {video_out:rsc:mgc_out_stdreg.d(4)} {video_out:rsc:mgc_out_stdreg.d(5)} {video_out:rsc:mgc_out_stdreg.d(6)} {video_out:rsc:mgc_out_stdreg.d(7)} {video_out:rsc:mgc_out_stdreg.d(8)} {video_out:rsc:mgc_out_stdreg.d(9)} {video_out:rsc:mgc_out_stdreg.d(10)} {video_out:rsc:mgc_out_stdreg.d(11)} {video_out:rsc:mgc_out_stdreg.d(12)} {video_out:rsc:mgc_out_stdreg.d(13)} {video_out:rsc:mgc_out_stdreg.d(14)} {video_out:rsc:mgc_out_stdreg.d(15)} {video_out:rsc:mgc_out_stdreg.d(16)} {video_out:rsc:mgc_out_stdreg.d(17)} {video_out:rsc:mgc_out_stdreg.d(18)} {video_out:rsc:mgc_out_stdreg.d(19)} {video_out:rsc:mgc_out_stdreg.d(20)} {video_out:rsc:mgc_out_stdreg.d(21)} {video_out:rsc:mgc_out_stdreg.d(22)} {video_out:rsc:mgc_out_stdreg.d(23)} {video_out:rsc:mgc_out_stdreg.d(24)} {video_out:rsc:mgc_out_stdreg.d(25)} {video_out:rsc:mgc_out_stdreg.d(26)} {video_out:rsc:mgc_out_stdreg.d(27)} {video_out:rsc:mgc_out_stdreg.d(28)} {video_out:rsc:mgc_out_stdreg.d(29)} -attr xrf 18955 -attr oid 111 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(0)} -port {video_out:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(1)} -port {video_out:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(2)} -port {video_out:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(3)} -port {video_out:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(4)} -port {video_out:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(5)} -port {video_out:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(6)} -port {video_out:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(7)} -port {video_out:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(8)} -port {video_out:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(9)} -port {video_out:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(10)} -port {video_out:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(11)} -port {video_out:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(12)} -port {video_out:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(13)} -port {video_out:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(14)} -port {video_out:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(15)} -port {video_out:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(16)} -port {video_out:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(17)} -port {video_out:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(18)} -port {video_out:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(19)} -port {video_out:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(20)} -port {video_out:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(21)} -port {video_out:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(22)} -port {video_out:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(23)} -port {video_out:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(24)} -port {video_out:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(25)} -port {video_out:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(26)} -port {video_out:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(27)} -port {video_out:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(28)} -port {video_out:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(29)} -port {video_out:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {filled:rsc:mgc_out_stdreg.d} -attr xrf 18956 -attr oid 112 -attr vt d
load net {filled:rsc:mgc_out_stdreg.d} -port {filled:rsc:mgc_out_stdreg.d} -attr xrf 18957 -attr oid 113 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/filled:rsc:mgc_out_stdreg.d}
load net {reset:rsc:mgc_in_wire.d} -attr xrf 18958 -attr oid 114 -attr vt d
load net {reset:rsc:mgc_in_wire.d} -port {reset:rsc:mgc_in_wire.d} -attr xrf 18959 -attr oid 115 -attr vt d
load inst "rectangle_detect:core:fsm:inst" "rectangle_detect:core:fsm" "orig" -attr xrf 18960 -attr oid 116 -attr @path {/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm:inst} -attr area 0.001000 -attr hier "/rectangle_detect/rectangle_detect:core/rectangle_detect:core:fsm" -pg 1 -lvl 3
load net {clk} -pin  "rectangle_detect:core:fsm:inst" {clk#1} -attr xrf 18961 -attr oid 117 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "rectangle_detect:core:fsm:inst" {en#1} -attr xrf 18962 -attr oid 118 -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "rectangle_detect:core:fsm:inst" {arst_n#1} -attr xrf 18963 -attr oid 119 -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {fsm_output#1(0)} -pin  "rectangle_detect:core:fsm:inst" {fsm_output(0)} -attr @path {/rectangle_detect/rectangle_detect:core/fsm_output}
load net {fsm_output#1(1)} -pin  "rectangle_detect:core:fsm:inst" {fsm_output(1)} -attr @path {/rectangle_detect/rectangle_detect:core/fsm_output}
load net {fsm_output#1(2)} -pin  "rectangle_detect:core:fsm:inst" {fsm_output(2)} -attr @path {/rectangle_detect/rectangle_detect:core/fsm_output}
load net {fsm_output#1(3)} -pin  "rectangle_detect:core:fsm:inst" {fsm_output(3)} -attr @path {/rectangle_detect/rectangle_detect:core/fsm_output}
load inst "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" "INTERFACE" -attr xrf 18964 -attr oid 120 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)} -attr area 7.434680 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)"
load net {io_read(vga_xy:rsc.d).cse.sva(10)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(11)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(12)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(13)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(14)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(15)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(16)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(17)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(18)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {io_read(vga_xy:rsc.d).cse.sva(19)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {a(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva)#2.itm}
load net {if#3:acc#6(1)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(2)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(3)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(4)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(5)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(6)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(7)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(8)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(9)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {if#3:acc#6(10)} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {b(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#3.itm}
load net {eq.out#2} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {eq} -attr xrf 18965 -attr oid 121 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/eq.out#2}
load net {ne.out} -pin  "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)" {ne} -attr xrf 18966 -attr oid 122 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/ne.out}
load inst "and#15" "and(5,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/and#15} -attr area 1.704764 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,5)"
load net {if#1:acc.itm(10)} -pin  "and#15" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc#31.itm}
load net {if#1:acc#4.itm(11)} -pin  "and#15" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc#5.itm}
load net {if#1:acc#9.itm(10)} -pin  "and#15" {A2(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc#1.itm}
load net {if#1:acc#7.itm(11)} -pin  "and#15" {A3(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc#3.itm}
load net {fsm_output#1(0)} -pin  "and#15" {A4(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#5.itm}
load net {and#15.cse} -pin  "and#15" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#15.cse}
load inst "nand#1" "nand(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/nand#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {if#1:acc#9.itm(10)} -pin  "nand#1" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc#2.itm}
load net {if#1:acc#7.itm(11)} -pin  "nand#1" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc#4.itm}
load net {nand#1.itm} -pin  "nand#1" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/nand#1.itm}
load inst "or#22" "or(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/or#22} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#20} -pin  "or#22" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or.dcpl#20}
load net {nand#1.itm} -pin  "or#22" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/nand#1.itm}
load net {or#22.itm} -pin  "or#22" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or#22.itm}
load inst "and#16" "and(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/and#16} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {or#22.itm} -pin  "and#16" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or#22.itm}
load net {fsm_output#1(0)} -pin  "and#16" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#6.itm}
load net {and#16.cse} -pin  "and#16" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#16.cse}
load inst "not#29" "not(1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/not#29} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(0)} -pin  "not#29" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#17.itm}
load net {not#29.itm} -pin  "not#29" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#29.itm}
load inst "mux1h" "mux1h(3,10)" "INTERFACE" -attr xrf 18967 -attr oid 123 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h} -attr area 21.897240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {acc.itm(11)} -pin  "mux1h" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {acc.itm(11)} -pin  "mux1h" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#3.itm}
load net {video_in:rsc:mgc_in_wire.d(20)} -pin  "mux1h" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(21)} -pin  "mux1h" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(22)} -pin  "mux1h" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(23)} -pin  "mux1h" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(24)} -pin  "mux1h" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(25)} -pin  "mux1h" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(26)} -pin  "mux1h" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(27)} -pin  "mux1h" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(28)} -pin  "mux1h" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(29)} -pin  "mux1h" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {mux#2.itm(0)} -pin  "mux1h" {A2(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "mux1h" {A2(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "mux1h" {A2(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(3)} -pin  "mux1h" {A2(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(4)} -pin  "mux1h" {A2(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(5)} -pin  "mux1h" {A2(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(6)} -pin  "mux1h" {A2(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(7)} -pin  "mux1h" {A2(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(8)} -pin  "mux1h" {A2(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(9)} -pin  "mux1h" {A2(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {and#15.cse} -pin  "mux1h" {S0} -attr @path {/rectangle_detect/rectangle_detect:core/and#15.cse}
load net {and#16.cse} -pin  "mux1h" {S1} -attr @path {/rectangle_detect/rectangle_detect:core/and#16.cse}
load net {not#29.itm} -pin  "mux1h" {S2} -attr @path {/rectangle_detect/rectangle_detect:core/not#29.itm}
load net {mux1h.itm(0)} -pin  "mux1h" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(1)} -pin  "mux1h" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(2)} -pin  "mux1h" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(3)} -pin  "mux1h" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(4)} -pin  "mux1h" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(5)} -pin  "mux1h" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(6)} -pin  "mux1h" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(7)} -pin  "mux1h" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(8)} -pin  "mux1h" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(9)} -pin  "mux1h" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load inst "reg(mux#2.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 18968 -attr oid 124 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(mux#2.itm)}
load net {mux1h.itm(0)} -pin  "reg(mux#2.itm)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(1)} -pin  "reg(mux#2.itm)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(2)} -pin  "reg(mux#2.itm)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(3)} -pin  "reg(mux#2.itm)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(4)} -pin  "reg(mux#2.itm)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(5)} -pin  "reg(mux#2.itm)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(6)} -pin  "reg(mux#2.itm)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(7)} -pin  "reg(mux#2.itm)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(8)} -pin  "reg(mux#2.itm)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {mux1h.itm(9)} -pin  "reg(mux#2.itm)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h.itm}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#2.itm)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {clk} -pin  "reg(mux#2.itm)" {clk} -attr xrf 18969 -attr oid 125 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(mux#2.itm)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(mux#2.itm)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {mux#2.itm(0)} -pin  "reg(mux#2.itm)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "reg(mux#2.itm)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "reg(mux#2.itm)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(3)} -pin  "reg(mux#2.itm)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(4)} -pin  "reg(mux#2.itm)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(5)} -pin  "reg(mux#2.itm)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(6)} -pin  "reg(mux#2.itm)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(7)} -pin  "reg(mux#2.itm)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(8)} -pin  "reg(mux#2.itm)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load net {mux#2.itm(9)} -pin  "reg(mux#2.itm)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm}
load inst "if#1:not#6" "not(1)" "INTERFACE" -attr xrf 18970 -attr oid 126 -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.itm(11)} -pin  "if#1:not#6" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc.svs}
load net {if#1:not#6.itm} -pin  "if#1:not#6" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#6.itm}
load inst "not#30" "not(1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/not#30} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(0)} -pin  "not#30" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#18.itm}
load net {not#30.itm} -pin  "not#30" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#30.itm}
load inst "mux1h#1" "mux1h(3,10)" "INTERFACE" -attr xrf 18971 -attr oid 127 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1} -attr area 21.897240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {if#1:not#6.itm} -pin  "mux1h#1" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#5.itm}
load net {video_in:rsc:mgc_in_wire.d(10)} -pin  "mux1h#1" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(11)} -pin  "mux1h#1" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(12)} -pin  "mux1h#1" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(13)} -pin  "mux1h#1" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(14)} -pin  "mux1h#1" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(15)} -pin  "mux1h#1" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(16)} -pin  "mux1h#1" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(17)} -pin  "mux1h#1" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(18)} -pin  "mux1h#1" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(19)} -pin  "mux1h#1" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {mux#3.itm(0)} -pin  "mux1h#1" {A2(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "mux1h#1" {A2(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "mux1h#1" {A2(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "mux1h#1" {A2(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "mux1h#1" {A2(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "mux1h#1" {A2(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "mux1h#1" {A2(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "mux1h#1" {A2(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(8)} -pin  "mux1h#1" {A2(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(9)} -pin  "mux1h#1" {A2(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {and#15.cse} -pin  "mux1h#1" {S0} -attr @path {/rectangle_detect/rectangle_detect:core/and#15.cse}
load net {and#16.cse} -pin  "mux1h#1" {S1} -attr @path {/rectangle_detect/rectangle_detect:core/and#16.cse}
load net {not#30.itm} -pin  "mux1h#1" {S2} -attr @path {/rectangle_detect/rectangle_detect:core/not#30.itm}
load net {mux1h#1.itm(0)} -pin  "mux1h#1" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(1)} -pin  "mux1h#1" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(2)} -pin  "mux1h#1" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(3)} -pin  "mux1h#1" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(4)} -pin  "mux1h#1" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(5)} -pin  "mux1h#1" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(6)} -pin  "mux1h#1" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(7)} -pin  "mux1h#1" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(8)} -pin  "mux1h#1" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(9)} -pin  "mux1h#1" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load inst "reg(mux#3.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 18972 -attr oid 128 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(mux#3.itm)}
load net {mux1h#1.itm(0)} -pin  "reg(mux#3.itm)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(1)} -pin  "reg(mux#3.itm)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(2)} -pin  "reg(mux#3.itm)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(3)} -pin  "reg(mux#3.itm)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(4)} -pin  "reg(mux#3.itm)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(5)} -pin  "reg(mux#3.itm)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(6)} -pin  "reg(mux#3.itm)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(7)} -pin  "reg(mux#3.itm)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(8)} -pin  "reg(mux#3.itm)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {mux1h#1.itm(9)} -pin  "reg(mux#3.itm)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#1.itm}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#3.itm)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {clk} -pin  "reg(mux#3.itm)" {clk} -attr xrf 18973 -attr oid 129 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(mux#3.itm)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(mux#3.itm)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {mux#3.itm(0)} -pin  "reg(mux#3.itm)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "reg(mux#3.itm)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "reg(mux#3.itm)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "reg(mux#3.itm)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "reg(mux#3.itm)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "reg(mux#3.itm)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "reg(mux#3.itm)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "reg(mux#3.itm)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(8)} -pin  "reg(mux#3.itm)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load net {mux#3.itm(9)} -pin  "reg(mux#3.itm)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm}
load inst "if#1:not#8" "not(1)" "INTERFACE" -attr xrf 18974 -attr oid 130 -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.itm(11)} -pin  "if#1:not#8" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc.svs}
load net {if#1:not#8.itm} -pin  "if#1:not#8" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#8.itm}
load inst "not#23" "not(1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(0)} -pin  "not#23" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#7.itm}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#23.itm}
load inst "mux1h#2" "mux1h(3,10)" "INTERFACE" -attr xrf 18975 -attr oid 131 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2} -attr area 21.897240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {if#1:not#8.itm} -pin  "mux1h#2" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:exs#4.itm}
load net {video_in:rsc:mgc_in_wire.d(0)} -pin  "mux1h#2" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(1)} -pin  "mux1h#2" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(2)} -pin  "mux1h#2" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(3)} -pin  "mux1h#2" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(4)} -pin  "mux1h#2" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(5)} -pin  "mux1h#2" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(6)} -pin  "mux1h#2" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(7)} -pin  "mux1h#2" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(8)} -pin  "mux1h#2" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(9)} -pin  "mux1h#2" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {mux#4.itm(0)} -pin  "mux1h#2" {A2(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "mux1h#2" {A2(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "mux1h#2" {A2(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "mux1h#2" {A2(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "mux1h#2" {A2(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "mux1h#2" {A2(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "mux1h#2" {A2(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "mux1h#2" {A2(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "mux1h#2" {A2(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(9)} -pin  "mux1h#2" {A2(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {and#15.cse} -pin  "mux1h#2" {S0} -attr @path {/rectangle_detect/rectangle_detect:core/and#15.cse}
load net {and#16.cse} -pin  "mux1h#2" {S1} -attr @path {/rectangle_detect/rectangle_detect:core/and#16.cse}
load net {not#23.itm} -pin  "mux1h#2" {S2} -attr @path {/rectangle_detect/rectangle_detect:core/not#23.itm}
load net {mux1h#2.itm(0)} -pin  "mux1h#2" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(1)} -pin  "mux1h#2" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(2)} -pin  "mux1h#2" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(3)} -pin  "mux1h#2" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(4)} -pin  "mux1h#2" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(5)} -pin  "mux1h#2" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(6)} -pin  "mux1h#2" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(7)} -pin  "mux1h#2" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(8)} -pin  "mux1h#2" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(9)} -pin  "mux1h#2" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load inst "reg(mux#4.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 18976 -attr oid 132 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(mux#4.itm)}
load net {mux1h#2.itm(0)} -pin  "reg(mux#4.itm)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(1)} -pin  "reg(mux#4.itm)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(2)} -pin  "reg(mux#4.itm)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(3)} -pin  "reg(mux#4.itm)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(4)} -pin  "reg(mux#4.itm)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(5)} -pin  "reg(mux#4.itm)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(6)} -pin  "reg(mux#4.itm)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(7)} -pin  "reg(mux#4.itm)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(8)} -pin  "reg(mux#4.itm)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(9)} -pin  "reg(mux#4.itm)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#2.itm}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(mux#4.itm)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {clk} -pin  "reg(mux#4.itm)" {clk} -attr xrf 18977 -attr oid 133 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(mux#4.itm)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(mux#4.itm)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {mux#4.itm(0)} -pin  "reg(mux#4.itm)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "reg(mux#4.itm)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "reg(mux#4.itm)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "reg(mux#4.itm)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "reg(mux#4.itm)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "reg(mux#4.itm)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "reg(mux#4.itm)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "reg(mux#4.itm)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "reg(mux#4.itm)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load net {mux#4.itm(9)} -pin  "reg(mux#4.itm)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm}
load inst "not#28" "not(1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/not#28} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(0)} -pin  "not#28" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#16.itm}
load net {not#28.itm} -pin  "not#28" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#28.itm}
load inst "or#31" "or(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/or#31} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#20} -pin  "or#31" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or.dcpl#20}
load net {not#28.itm} -pin  "or#31" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#28.itm}
load net {or#31.itm} -pin  "or#31" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or#31.itm}
load inst "mux#1" "mux(2,1)" "INTERFACE" -attr xrf 18978 -attr oid 134 -attr @path {/rectangle_detect/rectangle_detect:core/mux#1} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {aif#1:slc.svs} -pin  "mux#1" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc.svs}
load net {if#1:acc#9.itm(10)} -pin  "mux#1" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc#3.itm}
load net {or#31.itm} -pin  "mux#1" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or#31.itm}
load net {mux#1.itm} -pin  "mux#1" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux#1.itm}
load inst "reg(aif#1:slc.svs)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 18979 -attr oid 135 -attr @path {/rectangle_detect/rectangle_detect:core/reg(aif#1:slc.svs)}
load net {mux#1.itm} -pin  "reg(aif#1:slc.svs)" {D(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux#1.itm}
load net {GND} -pin  "reg(aif#1:slc.svs)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_1}
load net {clk} -pin  "reg(aif#1:slc.svs)" {clk} -attr xrf 18980 -attr oid 136 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(aif#1:slc.svs)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(aif#1:slc.svs)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {aif#1:slc.svs} -pin  "reg(aif#1:slc.svs)" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc.svs}
load inst "mux#2" "mux(2,20)" "INTERFACE" -attr xrf 18981 -attr oid 137 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2} -attr area 18.389460 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,1,2)"
load net {io_read(vga_xy:rsc.d).cse.sva(0)} -pin  "mux#2" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(1)} -pin  "mux#2" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(2)} -pin  "mux#2" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(3)} -pin  "mux#2" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(4)} -pin  "mux#2" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(5)} -pin  "mux#2" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(6)} -pin  "mux#2" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(7)} -pin  "mux#2" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(8)} -pin  "mux#2" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(9)} -pin  "mux#2" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(10)} -pin  "mux#2" {A0(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(11)} -pin  "mux#2" {A0(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(12)} -pin  "mux#2" {A0(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(13)} -pin  "mux#2" {A0(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(14)} -pin  "mux#2" {A0(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(15)} -pin  "mux#2" {A0(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(16)} -pin  "mux#2" {A0(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(17)} -pin  "mux#2" {A0(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(18)} -pin  "mux#2" {A0(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(19)} -pin  "mux#2" {A0(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {vga_xy:rsc:mgc_in_wire.d(0)} -pin  "mux#2" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(1)} -pin  "mux#2" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(2)} -pin  "mux#2" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(3)} -pin  "mux#2" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(4)} -pin  "mux#2" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(5)} -pin  "mux#2" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(6)} -pin  "mux#2" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(7)} -pin  "mux#2" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(8)} -pin  "mux#2" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(9)} -pin  "mux#2" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(10)} -pin  "mux#2" {A1(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(11)} -pin  "mux#2" {A1(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(12)} -pin  "mux#2" {A1(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(13)} -pin  "mux#2" {A1(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(14)} -pin  "mux#2" {A1(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(15)} -pin  "mux#2" {A1(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(16)} -pin  "mux#2" {A1(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(17)} -pin  "mux#2" {A1(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(18)} -pin  "mux#2" {A1(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(19)} -pin  "mux#2" {A1(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/vga_xy:rsc:mgc_in_wire.d}
load net {fsm_output#1(1)} -pin  "mux#2" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#12.itm}
load net {mux#2.itm#2(0)} -pin  "mux#2" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(1)} -pin  "mux#2" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(2)} -pin  "mux#2" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(3)} -pin  "mux#2" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(4)} -pin  "mux#2" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(5)} -pin  "mux#2" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(6)} -pin  "mux#2" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(7)} -pin  "mux#2" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(8)} -pin  "mux#2" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(9)} -pin  "mux#2" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(10)} -pin  "mux#2" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(11)} -pin  "mux#2" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(12)} -pin  "mux#2" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(13)} -pin  "mux#2" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(14)} -pin  "mux#2" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(15)} -pin  "mux#2" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(16)} -pin  "mux#2" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(17)} -pin  "mux#2" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(18)} -pin  "mux#2" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(19)} -pin  "mux#2" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load inst "reg(io_read(vga_xy:rsc.d).cse.sva)" "reg(20,1,1,-1,0)" "INTERFACE" -attr xrf 18982 -attr oid 138 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(io_read(vga_xy:rsc.d).cse.sva)}
load net {mux#2.itm#2(0)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(1)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(2)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(3)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(4)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(5)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(6)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(7)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(8)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(9)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(10)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(11)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(12)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(13)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(14)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(15)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(16)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(17)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(18)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {mux#2.itm#2(19)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {D(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#2.itm#2}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(10)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(11)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(12)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(13)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(14)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(15)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(16)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(17)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(18)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {GND} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {DRa(19)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_20}
load net {clk} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {clk} -attr xrf 18983 -attr oid 139 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {io_read(vga_xy:rsc.d).cse.sva(0)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(1)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(2)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(3)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(4)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(5)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(6)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(7)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(8)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(9)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(10)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(11)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(12)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(13)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(14)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(15)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(16)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(17)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(18)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load net {io_read(vga_xy:rsc.d).cse.sva(19)} -pin  "reg(io_read(vga_xy:rsc.d).cse.sva)" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/io_read(vga_xy:rsc.d).cse.sva}
load inst "mux#3" "mux(2,10)" "INTERFACE" -attr xrf 18984 -attr oid 140 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {slc(x_top_left).cse.sva(0)} -pin  "mux#3" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(1)} -pin  "mux#3" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(2)} -pin  "mux#3" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(3)} -pin  "mux#3" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(4)} -pin  "mux#3" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(5)} -pin  "mux#3" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(6)} -pin  "mux#3" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(7)} -pin  "mux#3" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(8)} -pin  "mux#3" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(9)} -pin  "mux#3" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(2)} -pin  "mux#3" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(3)} -pin  "mux#3" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(4)} -pin  "mux#3" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(5)} -pin  "mux#3" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(6)} -pin  "mux#3" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(7)} -pin  "mux#3" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(8)} -pin  "mux#3" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(9)} -pin  "mux#3" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {fsm_output#1(1)} -pin  "mux#3" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#21.itm}
load net {mux#3.itm#2(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(2)} -pin  "mux#3" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(3)} -pin  "mux#3" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(4)} -pin  "mux#3" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(5)} -pin  "mux#3" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(6)} -pin  "mux#3" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(7)} -pin  "mux#3" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(8)} -pin  "mux#3" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(9)} -pin  "mux#3" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load inst "reg(slc(x_top_left).cse.sva)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 18985 -attr oid 141 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(slc(x_top_left).cse.sva)}
load net {mux#3.itm#2(0)} -pin  "reg(slc(x_top_left).cse.sva)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(1)} -pin  "reg(slc(x_top_left).cse.sva)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(2)} -pin  "reg(slc(x_top_left).cse.sva)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(3)} -pin  "reg(slc(x_top_left).cse.sva)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(4)} -pin  "reg(slc(x_top_left).cse.sva)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(5)} -pin  "reg(slc(x_top_left).cse.sva)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(6)} -pin  "reg(slc(x_top_left).cse.sva)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(7)} -pin  "reg(slc(x_top_left).cse.sva)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(8)} -pin  "reg(slc(x_top_left).cse.sva)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {mux#3.itm#2(9)} -pin  "reg(slc(x_top_left).cse.sva)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#3.itm#2}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(x_top_left).cse.sva)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {clk} -pin  "reg(slc(x_top_left).cse.sva)" {clk} -attr xrf 18986 -attr oid 142 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(slc(x_top_left).cse.sva)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(slc(x_top_left).cse.sva)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {slc(x_top_left).cse.sva(0)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(1)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(2)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(3)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(4)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(5)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(6)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(7)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(8)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load net {slc(x_top_left).cse.sva(9)} -pin  "reg(slc(x_top_left).cse.sva)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(x_top_left).cse.sva}
load inst "not" "not(1)" "INTERFACE" -attr xrf 18987 -attr oid 143 -attr @path {/rectangle_detect/rectangle_detect:core/not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reset:rsc:mgc_in_wire.d} -pin  "not" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/reset:rsc:mgc_in_wire.d}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not.itm}
load inst "and" "and(2,32)" "INTERFACE" -attr xrf 18988 -attr oid 144 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and} -attr area 23.354637 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(32,2)"
load net {counter.sva(0)} -pin  "and" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(1)} -pin  "and" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(2)} -pin  "and" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(3)} -pin  "and" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(4)} -pin  "and" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(5)} -pin  "and" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(6)} -pin  "and" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(7)} -pin  "and" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(8)} -pin  "and" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(9)} -pin  "and" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(10)} -pin  "and" {A0(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(11)} -pin  "and" {A0(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(12)} -pin  "and" {A0(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(13)} -pin  "and" {A0(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(14)} -pin  "and" {A0(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(15)} -pin  "and" {A0(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(16)} -pin  "and" {A0(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(17)} -pin  "and" {A0(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(18)} -pin  "and" {A0(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(19)} -pin  "and" {A0(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(20)} -pin  "and" {A0(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(21)} -pin  "and" {A0(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(22)} -pin  "and" {A0(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(23)} -pin  "and" {A0(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(24)} -pin  "and" {A0(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(25)} -pin  "and" {A0(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(26)} -pin  "and" {A0(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(27)} -pin  "and" {A0(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(28)} -pin  "and" {A0(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(29)} -pin  "and" {A0(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(30)} -pin  "and" {A0(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(31)} -pin  "and" {A0(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {not.itm} -pin  "and" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {not.itm} -pin  "and" {A1(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/exs.itm}
load net {and.itm(0)} -pin  "and" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(1)} -pin  "and" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(2)} -pin  "and" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(3)} -pin  "and" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(4)} -pin  "and" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(5)} -pin  "and" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(6)} -pin  "and" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(7)} -pin  "and" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(8)} -pin  "and" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(9)} -pin  "and" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(10)} -pin  "and" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(11)} -pin  "and" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(12)} -pin  "and" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(13)} -pin  "and" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(14)} -pin  "and" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(15)} -pin  "and" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(16)} -pin  "and" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(17)} -pin  "and" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(18)} -pin  "and" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(19)} -pin  "and" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(20)} -pin  "and" {Z(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(21)} -pin  "and" {Z(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(22)} -pin  "and" {Z(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(23)} -pin  "and" {Z(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(24)} -pin  "and" {Z(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(25)} -pin  "and" {Z(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(26)} -pin  "and" {Z(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(27)} -pin  "and" {Z(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(28)} -pin  "and" {Z(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(29)} -pin  "and" {Z(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(30)} -pin  "and" {Z(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(31)} -pin  "and" {Z(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load inst "reg(counter.sva.dfm)" "reg(32,1,1,-1,0)" "INTERFACE" -attr xrf 18989 -attr oid 145 -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/reg(counter.sva.dfm)}
load net {and.itm(0)} -pin  "reg(counter.sva.dfm)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(1)} -pin  "reg(counter.sva.dfm)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(2)} -pin  "reg(counter.sva.dfm)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(3)} -pin  "reg(counter.sva.dfm)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(4)} -pin  "reg(counter.sva.dfm)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(5)} -pin  "reg(counter.sva.dfm)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(6)} -pin  "reg(counter.sva.dfm)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(7)} -pin  "reg(counter.sva.dfm)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(8)} -pin  "reg(counter.sva.dfm)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(9)} -pin  "reg(counter.sva.dfm)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(10)} -pin  "reg(counter.sva.dfm)" {D(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(11)} -pin  "reg(counter.sva.dfm)" {D(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(12)} -pin  "reg(counter.sva.dfm)" {D(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(13)} -pin  "reg(counter.sva.dfm)" {D(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(14)} -pin  "reg(counter.sva.dfm)" {D(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(15)} -pin  "reg(counter.sva.dfm)" {D(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(16)} -pin  "reg(counter.sva.dfm)" {D(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(17)} -pin  "reg(counter.sva.dfm)" {D(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(18)} -pin  "reg(counter.sva.dfm)" {D(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(19)} -pin  "reg(counter.sva.dfm)" {D(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(20)} -pin  "reg(counter.sva.dfm)" {D(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(21)} -pin  "reg(counter.sva.dfm)" {D(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(22)} -pin  "reg(counter.sva.dfm)" {D(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(23)} -pin  "reg(counter.sva.dfm)" {D(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(24)} -pin  "reg(counter.sva.dfm)" {D(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(25)} -pin  "reg(counter.sva.dfm)" {D(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(26)} -pin  "reg(counter.sva.dfm)" {D(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(27)} -pin  "reg(counter.sva.dfm)" {D(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(28)} -pin  "reg(counter.sva.dfm)" {D(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(29)} -pin  "reg(counter.sva.dfm)" {D(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(30)} -pin  "reg(counter.sva.dfm)" {D(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {and.itm(31)} -pin  "reg(counter.sva.dfm)" {D(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/and.itm}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(10)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(11)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(12)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(13)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(14)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(15)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(16)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(17)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(18)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(19)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(20)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(21)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(22)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(23)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(24)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(25)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(26)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(27)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(28)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(29)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(30)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {GND} -pin  "reg(counter.sva.dfm)" {DRa(31)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_32}
load net {clk} -pin  "reg(counter.sva.dfm)" {clk} -attr xrf 18990 -attr oid 146 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(counter.sva.dfm)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(counter.sva.dfm)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {counter.sva.dfm(0)} -pin  "reg(counter.sva.dfm)" {Z(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(1)} -pin  "reg(counter.sva.dfm)" {Z(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(2)} -pin  "reg(counter.sva.dfm)" {Z(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(3)} -pin  "reg(counter.sva.dfm)" {Z(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(4)} -pin  "reg(counter.sva.dfm)" {Z(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(5)} -pin  "reg(counter.sva.dfm)" {Z(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(6)} -pin  "reg(counter.sva.dfm)" {Z(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(7)} -pin  "reg(counter.sva.dfm)" {Z(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(8)} -pin  "reg(counter.sva.dfm)" {Z(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(9)} -pin  "reg(counter.sva.dfm)" {Z(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(10)} -pin  "reg(counter.sva.dfm)" {Z(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(11)} -pin  "reg(counter.sva.dfm)" {Z(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(12)} -pin  "reg(counter.sva.dfm)" {Z(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(13)} -pin  "reg(counter.sva.dfm)" {Z(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(14)} -pin  "reg(counter.sva.dfm)" {Z(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(15)} -pin  "reg(counter.sva.dfm)" {Z(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(16)} -pin  "reg(counter.sva.dfm)" {Z(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(17)} -pin  "reg(counter.sva.dfm)" {Z(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(18)} -pin  "reg(counter.sva.dfm)" {Z(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(19)} -pin  "reg(counter.sva.dfm)" {Z(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(20)} -pin  "reg(counter.sva.dfm)" {Z(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(21)} -pin  "reg(counter.sva.dfm)" {Z(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(22)} -pin  "reg(counter.sva.dfm)" {Z(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(23)} -pin  "reg(counter.sva.dfm)" {Z(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(24)} -pin  "reg(counter.sva.dfm)" {Z(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(25)} -pin  "reg(counter.sva.dfm)" {Z(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(26)} -pin  "reg(counter.sva.dfm)" {Z(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(27)} -pin  "reg(counter.sva.dfm)" {Z(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(28)} -pin  "reg(counter.sva.dfm)" {Z(28)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(29)} -pin  "reg(counter.sva.dfm)" {Z(29)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(30)} -pin  "reg(counter.sva.dfm)" {Z(30)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(31)} -pin  "reg(counter.sva.dfm)" {Z(31)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load inst "mux#4" "mux(2,10)" "INTERFACE" -attr xrf 18991 -attr oid 147 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {slc(width).cse.sva(0)} -pin  "mux#4" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(1)} -pin  "mux#4" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(2)} -pin  "mux#4" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(3)} -pin  "mux#4" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(4)} -pin  "mux#4" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(5)} -pin  "mux#4" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(6)} -pin  "mux#4" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(7)} -pin  "mux#4" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(8)} -pin  "mux#4" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(9)} -pin  "mux#4" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {width:rsc:mgc_in_wire.d(0)} -pin  "mux#4" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(1)} -pin  "mux#4" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(2)} -pin  "mux#4" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(3)} -pin  "mux#4" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(4)} -pin  "mux#4" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(5)} -pin  "mux#4" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(6)} -pin  "mux#4" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(7)} -pin  "mux#4" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(8)} -pin  "mux#4" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(9)} -pin  "mux#4" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {fsm_output#1(1)} -pin  "mux#4" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#1.itm}
load net {mux#4.itm#2(0)} -pin  "mux#4" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(1)} -pin  "mux#4" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(2)} -pin  "mux#4" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(3)} -pin  "mux#4" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(4)} -pin  "mux#4" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(5)} -pin  "mux#4" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(6)} -pin  "mux#4" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(7)} -pin  "mux#4" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(8)} -pin  "mux#4" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(9)} -pin  "mux#4" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load inst "reg(slc(width).cse.sva)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 18992 -attr oid 148 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(slc(width).cse.sva)}
load net {mux#4.itm#2(0)} -pin  "reg(slc(width).cse.sva)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(1)} -pin  "reg(slc(width).cse.sva)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(2)} -pin  "reg(slc(width).cse.sva)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(3)} -pin  "reg(slc(width).cse.sva)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(4)} -pin  "reg(slc(width).cse.sva)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(5)} -pin  "reg(slc(width).cse.sva)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(6)} -pin  "reg(slc(width).cse.sva)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(7)} -pin  "reg(slc(width).cse.sva)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(8)} -pin  "reg(slc(width).cse.sva)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {mux#4.itm#2(9)} -pin  "reg(slc(width).cse.sva)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#4.itm#2}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {GND} -pin  "reg(slc(width).cse.sva)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_10}
load net {clk} -pin  "reg(slc(width).cse.sva)" {clk} -attr xrf 18993 -attr oid 149 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(slc(width).cse.sva)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(slc(width).cse.sva)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {slc(width).cse.sva(0)} -pin  "reg(slc(width).cse.sva)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(1)} -pin  "reg(slc(width).cse.sva)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(2)} -pin  "reg(slc(width).cse.sva)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(3)} -pin  "reg(slc(width).cse.sva)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(4)} -pin  "reg(slc(width).cse.sva)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(5)} -pin  "reg(slc(width).cse.sva)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(6)} -pin  "reg(slc(width).cse.sva)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(7)} -pin  "reg(slc(width).cse.sva)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(8)} -pin  "reg(slc(width).cse.sva)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load net {slc(width).cse.sva(9)} -pin  "reg(slc(width).cse.sva)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(width).cse.sva}
load inst "mux#7" "mux(2,1)" "INTERFACE" -attr xrf 18994 -attr oid 150 -attr @path {/rectangle_detect/rectangle_detect:core/mux#7} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {static_fill#1.sva.dfm#1:mx0w0} -pin  "mux#7" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill#1.sva.dfm#1:mx0w0}
load net {static_fill#1.sva} -pin  "mux#7" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill#1.sva}
load net {fsm_output#1(2)} -pin  "mux#7" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#19.itm}
load net {mux#7.itm} -pin  "mux#7" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux#7.itm}
load inst "reg(static_fill#1.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 18995 -attr oid 151 -attr @path {/rectangle_detect/rectangle_detect:core/reg(static_fill#1.sva)}
load net {mux#7.itm} -pin  "reg(static_fill#1.sva)" {D(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux#7.itm}
load net {GND} -pin  "reg(static_fill#1.sva)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill_decl#1}
load net {clk} -pin  "reg(static_fill#1.sva)" {clk} -attr xrf 18996 -attr oid 152 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(static_fill#1.sva)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(static_fill#1.sva)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {static_fill#1.sva} -pin  "reg(static_fill#1.sva)" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill#1.sva}
load inst "mux#8" "mux(2,1)" "INTERFACE" -attr xrf 18997 -attr oid 153 -attr @path {/rectangle_detect/rectangle_detect:core/mux#8} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {static_fill#1.sva.dfm#1:mx0w0} -pin  "mux#8" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill#1.sva.dfm#1:mx0w0}
load net {filled:rsc:mgc_out_stdreg.d} -pin  "mux#8" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/filled:rsc:mgc_out_stdreg.d}
load net {fsm_output#1(2)} -pin  "mux#8" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#20.itm}
load net {mux#8.itm} -pin  "mux#8" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux#8.itm}
load inst "reg(filled:rsc:mgc_out_stdreg.d)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 18998 -attr oid 154 -attr @path {/rectangle_detect/rectangle_detect:core/reg(filled:rsc:mgc_out_stdreg.d)}
load net {mux#8.itm} -pin  "reg(filled:rsc:mgc_out_stdreg.d)" {D(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux#8.itm}
load net {GND} -pin  "reg(filled:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_1}
load net {clk} -pin  "reg(filled:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 18999 -attr oid 155 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(filled:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(filled:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {filled:rsc:mgc_out_stdreg.d} -pin  "reg(filled:rsc:mgc_out_stdreg.d)" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/filled:rsc:mgc_out_stdreg.d}
load inst "mux#9" "mux(2,30)" "INTERFACE" -attr xrf 19000 -attr oid 156 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {mux#4.itm(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(8)} -pin  "mux#9" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#4.itm(9)} -pin  "mux#9" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(0)} -pin  "mux#9" {A0(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(1)} -pin  "mux#9" {A0(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(2)} -pin  "mux#9" {A0(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(3)} -pin  "mux#9" {A0(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(4)} -pin  "mux#9" {A0(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(5)} -pin  "mux#9" {A0(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(6)} -pin  "mux#9" {A0(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(7)} -pin  "mux#9" {A0(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(8)} -pin  "mux#9" {A0(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#3.itm(9)} -pin  "mux#9" {A0(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(0)} -pin  "mux#9" {A0(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(1)} -pin  "mux#9" {A0(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(2)} -pin  "mux#9" {A0(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(3)} -pin  "mux#9" {A0(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(4)} -pin  "mux#9" {A0(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(5)} -pin  "mux#9" {A0(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(6)} -pin  "mux#9" {A0(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(7)} -pin  "mux#9" {A0(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(8)} -pin  "mux#9" {A0(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {mux#2.itm(9)} -pin  "mux#9" {A0(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#8.itm}
load net {video_out:rsc:mgc_out_stdreg.d(0)} -pin  "mux#9" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(1)} -pin  "mux#9" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(2)} -pin  "mux#9" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(3)} -pin  "mux#9" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(4)} -pin  "mux#9" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(5)} -pin  "mux#9" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(6)} -pin  "mux#9" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(7)} -pin  "mux#9" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(8)} -pin  "mux#9" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(9)} -pin  "mux#9" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(10)} -pin  "mux#9" {A1(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(11)} -pin  "mux#9" {A1(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(12)} -pin  "mux#9" {A1(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(13)} -pin  "mux#9" {A1(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(14)} -pin  "mux#9" {A1(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(15)} -pin  "mux#9" {A1(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(16)} -pin  "mux#9" {A1(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(17)} -pin  "mux#9" {A1(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(18)} -pin  "mux#9" {A1(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(19)} -pin  "mux#9" {A1(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(20)} -pin  "mux#9" {A1(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(21)} -pin  "mux#9" {A1(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(22)} -pin  "mux#9" {A1(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(23)} -pin  "mux#9" {A1(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(24)} -pin  "mux#9" {A1(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(25)} -pin  "mux#9" {A1(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(26)} -pin  "mux#9" {A1(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(27)} -pin  "mux#9" {A1(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(28)} -pin  "mux#9" {A1(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(29)} -pin  "mux#9" {A1(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {fsm_output#1(2)} -pin  "mux#9" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#2.itm}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mux#9" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mux#9" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mux#9" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mux#9" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mux#9" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mux#9" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mux#9" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mux#9" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(16)} -pin  "mux#9" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(17)} -pin  "mux#9" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(18)} -pin  "mux#9" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(19)} -pin  "mux#9" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(20)} -pin  "mux#9" {Z(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(21)} -pin  "mux#9" {Z(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(22)} -pin  "mux#9" {Z(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(23)} -pin  "mux#9" {Z(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(24)} -pin  "mux#9" {Z(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(25)} -pin  "mux#9" {Z(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(26)} -pin  "mux#9" {Z(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(27)} -pin  "mux#9" {Z(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(28)} -pin  "mux#9" {Z(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(29)} -pin  "mux#9" {Z(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load inst "reg(video_out:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 19001 -attr oid 157 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)}
load net {mux#9.itm(0)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(16)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(17)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(18)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(19)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(20)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(21)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(22)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(23)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(24)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(25)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(26)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(27)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(28)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {mux#9.itm(29)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux#9.itm}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {GND} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_30}
load net {clk} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 19002 -attr oid 158 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {video_out:rsc:mgc_out_stdreg.d(0)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(1)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(2)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(3)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(4)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(5)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(6)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(7)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(8)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(9)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(10)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(11)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(12)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(13)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(14)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(15)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(16)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(17)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(18)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(19)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(20)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(21)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(22)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(23)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(24)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(25)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(26)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(27)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(28)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d(29)} -pin  "reg(video_out:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/video_out:rsc:mgc_out_stdreg.d}
load inst "mux" "mux(2,1)" "INTERFACE" -attr xrf 19003 -attr oid 159 -attr @path {/rectangle_detect/rectangle_detect:core/mux} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {aif#1:slc.svs} -pin  "mux" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc.svs}
load net {if#1:acc#9.itm(10)} -pin  "mux" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:slc.itm}
load net {or.dcpl#20} -pin  "mux" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or.dcpl#20}
load net {mux.itm} -pin  "mux" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux.itm}
load inst "and#1" "and(5,1)" "INTERFACE" -attr xrf 19004 -attr oid 160 -attr @path {/rectangle_detect/rectangle_detect:core/and#1} -attr area 1.704764 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,5)"
load net {acc.itm(11)} -pin  "and#1" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc.svs}
load net {if#1:acc#7.itm(11)} -pin  "and#1" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc#2.itm}
load net {mux.itm} -pin  "and#1" {A2(0)} -attr @path {/rectangle_detect/rectangle_detect:core/mux.itm}
load net {if#1:acc#4.itm(11)} -pin  "and#1" {A3(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc#1.itm}
load net {if#1:acc.itm(10)} -pin  "and#1" {A4(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc.itm}
load net {and#1.itm#2} -pin  "and#1" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#1.itm#2}
load inst "reg(and#1.itm)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19005 -attr oid 161 -attr @path {/rectangle_detect/rectangle_detect:core/reg(and#1.itm)}
load net {and#1.itm#2} -pin  "reg(and#1.itm)" {D(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#1.itm#2}
load net {GND} -pin  "reg(and#1.itm)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_1}
load net {clk} -pin  "reg(and#1.itm)" {clk} -attr xrf 19006 -attr oid 162 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(and#1.itm)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(and#1.itm)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {and#1.itm} -pin  "reg(and#1.itm)" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#1.itm}
load inst "and#28" "and(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/and#28} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {fsm_output#1(1)} -pin  "and#28" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#9.itm}
load net {and#1.itm} -pin  "and#28" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#1.itm}
load net {and#28.itm} -pin  "and#28" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#28.itm}
load inst "not#33" "not(1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/not#33} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {and#1.itm} -pin  "not#33" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#1.itm}
load net {not#33.itm} -pin  "not#33" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#33.itm}
load inst "and#29" "and(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/and#29} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {fsm_output#1(1)} -pin  "and#29" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#10.itm}
load net {not#33.itm} -pin  "and#29" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#33.itm}
load net {and#29.itm} -pin  "and#29" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#29.itm}
load inst "not#27" "not(1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/not#27} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(1)} -pin  "not#27" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc(fsm_output)#11.itm}
load net {not#27.itm} -pin  "not#27" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/not#27.itm}
load inst "mux1h#3" "mux1h(3,32)" "INTERFACE" -attr xrf 19007 -attr oid 163 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3} -attr area 70.068968 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(32,3)"
load net {counter.sva#2(0)} -pin  "mux1h#3" {A0(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(1)} -pin  "mux1h#3" {A0(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(2)} -pin  "mux1h#3" {A0(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(3)} -pin  "mux1h#3" {A0(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(4)} -pin  "mux1h#3" {A0(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(5)} -pin  "mux1h#3" {A0(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(6)} -pin  "mux1h#3" {A0(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(7)} -pin  "mux1h#3" {A0(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(8)} -pin  "mux1h#3" {A0(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(9)} -pin  "mux1h#3" {A0(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(10)} -pin  "mux1h#3" {A0(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(11)} -pin  "mux1h#3" {A0(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(12)} -pin  "mux1h#3" {A0(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(13)} -pin  "mux1h#3" {A0(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(14)} -pin  "mux1h#3" {A0(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(15)} -pin  "mux1h#3" {A0(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(16)} -pin  "mux1h#3" {A0(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(17)} -pin  "mux1h#3" {A0(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(18)} -pin  "mux1h#3" {A0(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(19)} -pin  "mux1h#3" {A0(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(20)} -pin  "mux1h#3" {A0(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(21)} -pin  "mux1h#3" {A0(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(22)} -pin  "mux1h#3" {A0(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(23)} -pin  "mux1h#3" {A0(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(24)} -pin  "mux1h#3" {A0(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(25)} -pin  "mux1h#3" {A0(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(26)} -pin  "mux1h#3" {A0(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(27)} -pin  "mux1h#3" {A0(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(28)} -pin  "mux1h#3" {A0(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(29)} -pin  "mux1h#3" {A0(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(30)} -pin  "mux1h#3" {A0(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(31)} -pin  "mux1h#3" {A0(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva.dfm(0)} -pin  "mux1h#3" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(1)} -pin  "mux1h#3" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(2)} -pin  "mux1h#3" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(3)} -pin  "mux1h#3" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(4)} -pin  "mux1h#3" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(5)} -pin  "mux1h#3" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(6)} -pin  "mux1h#3" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(7)} -pin  "mux1h#3" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(8)} -pin  "mux1h#3" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(9)} -pin  "mux1h#3" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(10)} -pin  "mux1h#3" {A1(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(11)} -pin  "mux1h#3" {A1(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(12)} -pin  "mux1h#3" {A1(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(13)} -pin  "mux1h#3" {A1(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(14)} -pin  "mux1h#3" {A1(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(15)} -pin  "mux1h#3" {A1(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(16)} -pin  "mux1h#3" {A1(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(17)} -pin  "mux1h#3" {A1(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(18)} -pin  "mux1h#3" {A1(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(19)} -pin  "mux1h#3" {A1(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(20)} -pin  "mux1h#3" {A1(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(21)} -pin  "mux1h#3" {A1(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(22)} -pin  "mux1h#3" {A1(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(23)} -pin  "mux1h#3" {A1(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(24)} -pin  "mux1h#3" {A1(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(25)} -pin  "mux1h#3" {A1(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(26)} -pin  "mux1h#3" {A1(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(27)} -pin  "mux1h#3" {A1(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(28)} -pin  "mux1h#3" {A1(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(29)} -pin  "mux1h#3" {A1(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(30)} -pin  "mux1h#3" {A1(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(31)} -pin  "mux1h#3" {A1(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva(0)} -pin  "mux1h#3" {A2(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(1)} -pin  "mux1h#3" {A2(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(2)} -pin  "mux1h#3" {A2(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(3)} -pin  "mux1h#3" {A2(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(4)} -pin  "mux1h#3" {A2(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(5)} -pin  "mux1h#3" {A2(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(6)} -pin  "mux1h#3" {A2(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(7)} -pin  "mux1h#3" {A2(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(8)} -pin  "mux1h#3" {A2(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(9)} -pin  "mux1h#3" {A2(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(10)} -pin  "mux1h#3" {A2(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(11)} -pin  "mux1h#3" {A2(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(12)} -pin  "mux1h#3" {A2(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(13)} -pin  "mux1h#3" {A2(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(14)} -pin  "mux1h#3" {A2(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(15)} -pin  "mux1h#3" {A2(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(16)} -pin  "mux1h#3" {A2(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(17)} -pin  "mux1h#3" {A2(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(18)} -pin  "mux1h#3" {A2(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(19)} -pin  "mux1h#3" {A2(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(20)} -pin  "mux1h#3" {A2(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(21)} -pin  "mux1h#3" {A2(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(22)} -pin  "mux1h#3" {A2(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(23)} -pin  "mux1h#3" {A2(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(24)} -pin  "mux1h#3" {A2(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(25)} -pin  "mux1h#3" {A2(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(26)} -pin  "mux1h#3" {A2(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(27)} -pin  "mux1h#3" {A2(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(28)} -pin  "mux1h#3" {A2(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(29)} -pin  "mux1h#3" {A2(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(30)} -pin  "mux1h#3" {A2(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(31)} -pin  "mux1h#3" {A2(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {and#28.itm} -pin  "mux1h#3" {S0} -attr @path {/rectangle_detect/rectangle_detect:core/and#28.itm}
load net {and#29.itm} -pin  "mux1h#3" {S1} -attr @path {/rectangle_detect/rectangle_detect:core/and#29.itm}
load net {not#27.itm} -pin  "mux1h#3" {S2} -attr @path {/rectangle_detect/rectangle_detect:core/not#27.itm}
load net {mux1h#3.itm(0)} -pin  "mux1h#3" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(1)} -pin  "mux1h#3" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(2)} -pin  "mux1h#3" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(3)} -pin  "mux1h#3" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(4)} -pin  "mux1h#3" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(5)} -pin  "mux1h#3" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(6)} -pin  "mux1h#3" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(7)} -pin  "mux1h#3" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(8)} -pin  "mux1h#3" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(9)} -pin  "mux1h#3" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(10)} -pin  "mux1h#3" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(11)} -pin  "mux1h#3" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(12)} -pin  "mux1h#3" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(13)} -pin  "mux1h#3" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(14)} -pin  "mux1h#3" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(15)} -pin  "mux1h#3" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(16)} -pin  "mux1h#3" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(17)} -pin  "mux1h#3" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(18)} -pin  "mux1h#3" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(19)} -pin  "mux1h#3" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(20)} -pin  "mux1h#3" {Z(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(21)} -pin  "mux1h#3" {Z(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(22)} -pin  "mux1h#3" {Z(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(23)} -pin  "mux1h#3" {Z(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(24)} -pin  "mux1h#3" {Z(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(25)} -pin  "mux1h#3" {Z(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(26)} -pin  "mux1h#3" {Z(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(27)} -pin  "mux1h#3" {Z(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(28)} -pin  "mux1h#3" {Z(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(29)} -pin  "mux1h#3" {Z(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(30)} -pin  "mux1h#3" {Z(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(31)} -pin  "mux1h#3" {Z(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load inst "reg(counter.sva)" "reg(32,1,1,-1,0)" "INTERFACE" -attr xrf 19008 -attr oid 164 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/reg(counter.sva)}
load net {mux1h#3.itm(0)} -pin  "reg(counter.sva)" {D(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(1)} -pin  "reg(counter.sva)" {D(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(2)} -pin  "reg(counter.sva)" {D(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(3)} -pin  "reg(counter.sva)" {D(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(4)} -pin  "reg(counter.sva)" {D(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(5)} -pin  "reg(counter.sva)" {D(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(6)} -pin  "reg(counter.sva)" {D(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(7)} -pin  "reg(counter.sva)" {D(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(8)} -pin  "reg(counter.sva)" {D(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(9)} -pin  "reg(counter.sva)" {D(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(10)} -pin  "reg(counter.sva)" {D(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(11)} -pin  "reg(counter.sva)" {D(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(12)} -pin  "reg(counter.sva)" {D(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(13)} -pin  "reg(counter.sva)" {D(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(14)} -pin  "reg(counter.sva)" {D(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(15)} -pin  "reg(counter.sva)" {D(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(16)} -pin  "reg(counter.sva)" {D(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(17)} -pin  "reg(counter.sva)" {D(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(18)} -pin  "reg(counter.sva)" {D(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(19)} -pin  "reg(counter.sva)" {D(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(20)} -pin  "reg(counter.sva)" {D(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(21)} -pin  "reg(counter.sva)" {D(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(22)} -pin  "reg(counter.sva)" {D(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(23)} -pin  "reg(counter.sva)" {D(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(24)} -pin  "reg(counter.sva)" {D(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(25)} -pin  "reg(counter.sva)" {D(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(26)} -pin  "reg(counter.sva)" {D(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(27)} -pin  "reg(counter.sva)" {D(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(28)} -pin  "reg(counter.sva)" {D(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(29)} -pin  "reg(counter.sva)" {D(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(30)} -pin  "reg(counter.sva)" {D(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(31)} -pin  "reg(counter.sva)" {D(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/mux1h#3.itm}
load net {GND} -pin  "reg(counter.sva)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(1)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(2)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(3)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(4)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(5)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(6)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(7)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(8)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(9)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(10)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(11)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(12)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(13)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(14)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(15)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(16)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(17)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(18)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(19)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(20)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(21)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(22)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(23)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(24)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(25)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(26)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(27)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(28)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(29)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(30)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {GND} -pin  "reg(counter.sva)" {DRa(31)} -attr @path {/rectangle_detect/rectangle_detect:core/counter_decl}
load net {clk} -pin  "reg(counter.sva)" {clk} -attr xrf 19009 -attr oid 165 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(counter.sva)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(counter.sva)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {counter.sva(0)} -pin  "reg(counter.sva)" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(1)} -pin  "reg(counter.sva)" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(2)} -pin  "reg(counter.sva)" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(3)} -pin  "reg(counter.sva)" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(4)} -pin  "reg(counter.sva)" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(5)} -pin  "reg(counter.sva)" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(6)} -pin  "reg(counter.sva)" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(7)} -pin  "reg(counter.sva)" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(8)} -pin  "reg(counter.sva)" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(9)} -pin  "reg(counter.sva)" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(10)} -pin  "reg(counter.sva)" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(11)} -pin  "reg(counter.sva)" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(12)} -pin  "reg(counter.sva)" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(13)} -pin  "reg(counter.sva)" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(14)} -pin  "reg(counter.sva)" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(15)} -pin  "reg(counter.sva)" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(16)} -pin  "reg(counter.sva)" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(17)} -pin  "reg(counter.sva)" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(18)} -pin  "reg(counter.sva)" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(19)} -pin  "reg(counter.sva)" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(20)} -pin  "reg(counter.sva)" {Z(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(21)} -pin  "reg(counter.sva)" {Z(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(22)} -pin  "reg(counter.sva)" {Z(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(23)} -pin  "reg(counter.sva)" {Z(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(24)} -pin  "reg(counter.sva)" {Z(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(25)} -pin  "reg(counter.sva)" {Z(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(26)} -pin  "reg(counter.sva)" {Z(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(27)} -pin  "reg(counter.sva)" {Z(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(28)} -pin  "reg(counter.sva)" {Z(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(29)} -pin  "reg(counter.sva)" {Z(29)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(30)} -pin  "reg(counter.sva)" {Z(30)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load net {counter.sva(31)} -pin  "reg(counter.sva)" {Z(31)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva}
load inst "else#2:if:acc" "add(28,1,6,1,29)" "INTERFACE" -attr xrf 19010 -attr oid 166 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc} -attr area 29.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(28,1,6,1,29)"
load net {else#2:if:slc(counter)#2(0)} -pin  "else#2:if:acc" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(1)} -pin  "else#2:if:acc" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(2)} -pin  "else#2:if:acc" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(3)} -pin  "else#2:if:acc" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(4)} -pin  "else#2:if:acc" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(5)} -pin  "else#2:if:acc" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(6)} -pin  "else#2:if:acc" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(7)} -pin  "else#2:if:acc" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(8)} -pin  "else#2:if:acc" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(9)} -pin  "else#2:if:acc" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(10)} -pin  "else#2:if:acc" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(11)} -pin  "else#2:if:acc" {A(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(12)} -pin  "else#2:if:acc" {A(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(13)} -pin  "else#2:if:acc" {A(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(14)} -pin  "else#2:if:acc" {A(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(15)} -pin  "else#2:if:acc" {A(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(16)} -pin  "else#2:if:acc" {A(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(17)} -pin  "else#2:if:acc" {A(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(18)} -pin  "else#2:if:acc" {A(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(19)} -pin  "else#2:if:acc" {A(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(20)} -pin  "else#2:if:acc" {A(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(21)} -pin  "else#2:if:acc" {A(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(22)} -pin  "else#2:if:acc" {A(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(23)} -pin  "else#2:if:acc" {A(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(24)} -pin  "else#2:if:acc" {A(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(25)} -pin  "else#2:if:acc" {A(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(26)} -pin  "else#2:if:acc" {A(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(27)} -pin  "else#2:if:acc" {A(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {PWR} -pin  "else#2:if:acc" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn25_6}
load net {PWR} -pin  "else#2:if:acc" {B(1)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn25_6}
load net {PWR} -pin  "else#2:if:acc" {B(2)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn25_6}
load net {GND} -pin  "else#2:if:acc" {B(3)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn25_6}
load net {GND} -pin  "else#2:if:acc" {B(4)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn25_6}
load net {PWR} -pin  "else#2:if:acc" {B(5)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn25_6}
load net {else#2:if:acc.itm(0)} -pin  "else#2:if:acc" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(1)} -pin  "else#2:if:acc" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(2)} -pin  "else#2:if:acc" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(3)} -pin  "else#2:if:acc" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(4)} -pin  "else#2:if:acc" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(5)} -pin  "else#2:if:acc" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(6)} -pin  "else#2:if:acc" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(7)} -pin  "else#2:if:acc" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(8)} -pin  "else#2:if:acc" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(9)} -pin  "else#2:if:acc" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(10)} -pin  "else#2:if:acc" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(11)} -pin  "else#2:if:acc" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(12)} -pin  "else#2:if:acc" {Z(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(13)} -pin  "else#2:if:acc" {Z(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(14)} -pin  "else#2:if:acc" {Z(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(15)} -pin  "else#2:if:acc" {Z(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(16)} -pin  "else#2:if:acc" {Z(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(17)} -pin  "else#2:if:acc" {Z(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(18)} -pin  "else#2:if:acc" {Z(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(19)} -pin  "else#2:if:acc" {Z(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(20)} -pin  "else#2:if:acc" {Z(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(21)} -pin  "else#2:if:acc" {Z(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(22)} -pin  "else#2:if:acc" {Z(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(23)} -pin  "else#2:if:acc" {Z(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(24)} -pin  "else#2:if:acc" {Z(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(25)} -pin  "else#2:if:acc" {Z(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(26)} -pin  "else#2:if:acc" {Z(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(27)} -pin  "else#2:if:acc" {Z(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load net {else#2:if:acc.itm(28)} -pin  "else#2:if:acc" {Z(28)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:acc.itm}
load inst "reg(else#2:slc.svs)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19011 -attr oid 167 -attr @path {/rectangle_detect/rectangle_detect:core/reg(else#2:slc.svs)}
load net {else#2:if:acc.itm(28)} -pin  "reg(else#2:slc.svs)" {D(0)} -attr @path {/rectangle_detect/rectangle_detect:core/else#2:slc.itm}
load net {GND} -pin  "reg(else#2:slc.svs)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_1}
load net {clk} -pin  "reg(else#2:slc.svs)" {clk} -attr xrf 19012 -attr oid 168 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(else#2:slc.svs)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(else#2:slc.svs)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {else#2:slc.svs} -pin  "reg(else#2:slc.svs)" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/else#2:slc.svs}
load inst "aif#5:nor" "nor(2,1)" "INTERFACE" -attr xrf 19013 -attr oid 169 -attr @path {/rectangle_detect/rectangle_detect:core/aif#5:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ne.out} -pin  "aif#5:nor" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/ne.out}
load net {if#3:acc#6(11)} -pin  "aif#5:nor" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#9.itm}
load net {aif#5:nor.cse} -pin  "aif#5:nor" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#5:nor.cse}
load inst "not#1" "not(28)" "INTERFACE" -attr xrf 19014 -attr oid 170 -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(28)"
load net {else#2:if:slc(counter)#2(0)} -pin  "not#1" {A(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(1)} -pin  "not#1" {A(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(2)} -pin  "not#1" {A(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(3)} -pin  "not#1" {A(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(4)} -pin  "not#1" {A(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(5)} -pin  "not#1" {A(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(6)} -pin  "not#1" {A(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(7)} -pin  "not#1" {A(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(8)} -pin  "not#1" {A(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(9)} -pin  "not#1" {A(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(10)} -pin  "not#1" {A(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(11)} -pin  "not#1" {A(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(12)} -pin  "not#1" {A(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(13)} -pin  "not#1" {A(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(14)} -pin  "not#1" {A(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(15)} -pin  "not#1" {A(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(16)} -pin  "not#1" {A(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(17)} -pin  "not#1" {A(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(18)} -pin  "not#1" {A(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(19)} -pin  "not#1" {A(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(20)} -pin  "not#1" {A(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(21)} -pin  "not#1" {A(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(22)} -pin  "not#1" {A(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(23)} -pin  "not#1" {A(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(24)} -pin  "not#1" {A(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(25)} -pin  "not#1" {A(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(26)} -pin  "not#1" {A(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(27)} -pin  "not#1" {A(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {not#1.itm(0)} -pin  "not#1" {Z(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(1)} -pin  "not#1" {Z(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(2)} -pin  "not#1" {Z(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(3)} -pin  "not#1" {Z(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(4)} -pin  "not#1" {Z(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(5)} -pin  "not#1" {Z(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(6)} -pin  "not#1" {Z(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(7)} -pin  "not#1" {Z(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(8)} -pin  "not#1" {Z(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(9)} -pin  "not#1" {Z(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(10)} -pin  "not#1" {Z(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(11)} -pin  "not#1" {Z(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(12)} -pin  "not#1" {Z(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(13)} -pin  "not#1" {Z(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(14)} -pin  "not#1" {Z(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(15)} -pin  "not#1" {Z(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(16)} -pin  "not#1" {Z(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(17)} -pin  "not#1" {Z(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(18)} -pin  "not#1" {Z(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(19)} -pin  "not#1" {Z(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(20)} -pin  "not#1" {Z(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(21)} -pin  "not#1" {Z(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(22)} -pin  "not#1" {Z(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(23)} -pin  "not#1" {Z(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(24)} -pin  "not#1" {Z(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(25)} -pin  "not#1" {Z(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(26)} -pin  "not#1" {Z(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(27)} -pin  "not#1" {Z(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load inst "if#3:acc" "add(28,1,5,0,29)" "INTERFACE" -attr xrf 19015 -attr oid 171 -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc} -attr area 29.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(28,1,6,1,29)"
load net {not#1.itm(0)} -pin  "if#3:acc" {A(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(1)} -pin  "if#3:acc" {A(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(2)} -pin  "if#3:acc" {A(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(3)} -pin  "if#3:acc" {A(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(4)} -pin  "if#3:acc" {A(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(5)} -pin  "if#3:acc" {A(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(6)} -pin  "if#3:acc" {A(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(7)} -pin  "if#3:acc" {A(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(8)} -pin  "if#3:acc" {A(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(9)} -pin  "if#3:acc" {A(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(10)} -pin  "if#3:acc" {A(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(11)} -pin  "if#3:acc" {A(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(12)} -pin  "if#3:acc" {A(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(13)} -pin  "if#3:acc" {A(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(14)} -pin  "if#3:acc" {A(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(15)} -pin  "if#3:acc" {A(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(16)} -pin  "if#3:acc" {A(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(17)} -pin  "if#3:acc" {A(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(18)} -pin  "if#3:acc" {A(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(19)} -pin  "if#3:acc" {A(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(20)} -pin  "if#3:acc" {A(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(21)} -pin  "if#3:acc" {A(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(22)} -pin  "if#3:acc" {A(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(23)} -pin  "if#3:acc" {A(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(24)} -pin  "if#3:acc" {A(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(25)} -pin  "if#3:acc" {A(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(26)} -pin  "if#3:acc" {A(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {not#1.itm(27)} -pin  "if#3:acc" {A(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/not#1.itm}
load net {PWR} -pin  "if#3:acc" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C25_5}
load net {GND} -pin  "if#3:acc" {B(1)} -attr @path {/rectangle_detect/rectangle_detect:core/C25_5}
load net {GND} -pin  "if#3:acc" {B(2)} -attr @path {/rectangle_detect/rectangle_detect:core/C25_5}
load net {PWR} -pin  "if#3:acc" {B(3)} -attr @path {/rectangle_detect/rectangle_detect:core/C25_5}
load net {PWR} -pin  "if#3:acc" {B(4)} -attr @path {/rectangle_detect/rectangle_detect:core/C25_5}
load net {if#3:acc.itm(0)} -pin  "if#3:acc" {Z(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(1)} -pin  "if#3:acc" {Z(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(2)} -pin  "if#3:acc" {Z(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(3)} -pin  "if#3:acc" {Z(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(4)} -pin  "if#3:acc" {Z(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(5)} -pin  "if#3:acc" {Z(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(6)} -pin  "if#3:acc" {Z(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(7)} -pin  "if#3:acc" {Z(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(8)} -pin  "if#3:acc" {Z(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(9)} -pin  "if#3:acc" {Z(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(10)} -pin  "if#3:acc" {Z(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(11)} -pin  "if#3:acc" {Z(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(12)} -pin  "if#3:acc" {Z(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(13)} -pin  "if#3:acc" {Z(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(14)} -pin  "if#3:acc" {Z(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(15)} -pin  "if#3:acc" {Z(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(16)} -pin  "if#3:acc" {Z(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(17)} -pin  "if#3:acc" {Z(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(18)} -pin  "if#3:acc" {Z(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(19)} -pin  "if#3:acc" {Z(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(20)} -pin  "if#3:acc" {Z(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(21)} -pin  "if#3:acc" {Z(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(22)} -pin  "if#3:acc" {Z(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(23)} -pin  "if#3:acc" {Z(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(24)} -pin  "if#3:acc" {Z(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(25)} -pin  "if#3:acc" {Z(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(26)} -pin  "if#3:acc" {Z(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(27)} -pin  "if#3:acc" {Z(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load net {if#3:acc.itm(28)} -pin  "if#3:acc" {Z(28)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc.itm}
load inst "if#3:and#1" "and(3,1)" "INTERFACE" -attr xrf 19016 -attr oid 172 -attr vt c -attr @path {/rectangle_detect/rectangle_detect:core/if#3:and#1} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {land#2.sva#1} -pin  "if#3:and#1" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/land#2.sva#1}
load net {aif#5:nor.cse} -pin  "if#3:and#1" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#5:nor.cse}
load net {if#3:acc.itm(28)} -pin  "if#3:and#1" {A2(0)} -attr vt c -attr @path {/rectangle_detect/rectangle_detect:core/slc#1.itm}
load net {if#3:and#1.itm} -pin  "if#3:and#1" {Z(0)} -attr vt c -attr @path {/rectangle_detect/rectangle_detect:core/if#3:and#1.itm}
load inst "reg(land#2.lpi#1.dfm)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19017 -attr oid 173 -attr vt c -attr @path {/rectangle_detect/rectangle_detect:core/reg(land#2.lpi#1.dfm)}
load net {if#3:and#1.itm} -pin  "reg(land#2.lpi#1.dfm)" {D(0)} -attr vt c -attr @path {/rectangle_detect/rectangle_detect:core/if#3:and#1.itm}
load net {GND} -pin  "reg(land#2.lpi#1.dfm)" {DRa(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C0_1}
load net {clk} -pin  "reg(land#2.lpi#1.dfm)" {clk} -attr xrf 19018 -attr oid 174 -attr @path {/rectangle_detect/rectangle_detect:core/clk}
load net {en} -pin  "reg(land#2.lpi#1.dfm)" {en(0)} -attr @path {/rectangle_detect/rectangle_detect:core/en}
load net {arst_n} -pin  "reg(land#2.lpi#1.dfm)" {Ra(0)} -attr @path {/rectangle_detect/rectangle_detect:core/arst_n}
load net {land#2.lpi#1.dfm} -pin  "reg(land#2.lpi#1.dfm)" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/land#2.lpi#1.dfm}
load inst "i_blue:not" "not(10)" "INTERFACE" -attr xrf 19019 -attr oid 175 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {video_in:rsc:mgc_in_wire.d(0)} -pin  "i_blue:not" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(1)} -pin  "i_blue:not" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(2)} -pin  "i_blue:not" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(3)} -pin  "i_blue:not" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(4)} -pin  "i_blue:not" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(5)} -pin  "i_blue:not" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(6)} -pin  "i_blue:not" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(7)} -pin  "i_blue:not" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(8)} -pin  "i_blue:not" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {video_in:rsc:mgc_in_wire.d(9)} -pin  "i_blue:not" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#3.itm}
load net {i_blue:not.itm(0)} -pin  "i_blue:not" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(1)} -pin  "i_blue:not" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(2)} -pin  "i_blue:not" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(3)} -pin  "i_blue:not" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(4)} -pin  "i_blue:not" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(5)} -pin  "i_blue:not" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(6)} -pin  "i_blue:not" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(7)} -pin  "i_blue:not" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(8)} -pin  "i_blue:not" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(9)} -pin  "i_blue:not" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load inst "i_green:not" "not(10)" "INTERFACE" -attr xrf 19020 -attr oid 176 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {video_in:rsc:mgc_in_wire.d(10)} -pin  "i_green:not" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(11)} -pin  "i_green:not" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(12)} -pin  "i_green:not" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(13)} -pin  "i_green:not" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(14)} -pin  "i_green:not" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(15)} -pin  "i_green:not" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(16)} -pin  "i_green:not" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(17)} -pin  "i_green:not" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(18)} -pin  "i_green:not" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {video_in:rsc:mgc_in_wire.d(19)} -pin  "i_green:not" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#4.itm}
load net {i_green:not.itm(0)} -pin  "i_green:not" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(1)} -pin  "i_green:not" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(2)} -pin  "i_green:not" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(3)} -pin  "i_green:not" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(4)} -pin  "i_green:not" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(5)} -pin  "i_green:not" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(6)} -pin  "i_green:not" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(7)} -pin  "i_green:not" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(8)} -pin  "i_green:not" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(9)} -pin  "i_green:not" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load inst "acc#5" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 19021 -attr oid 177 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {i_blue:not.itm(0)} -pin  "acc#5" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(1)} -pin  "acc#5" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(2)} -pin  "acc#5" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(3)} -pin  "acc#5" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(4)} -pin  "acc#5" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(5)} -pin  "acc#5" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(6)} -pin  "acc#5" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(7)} -pin  "acc#5" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(8)} -pin  "acc#5" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_blue:not.itm(9)} -pin  "acc#5" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_blue:not.itm}
load net {i_green:not.itm(0)} -pin  "acc#5" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(1)} -pin  "acc#5" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(2)} -pin  "acc#5" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(3)} -pin  "acc#5" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(4)} -pin  "acc#5" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(5)} -pin  "acc#5" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(6)} -pin  "acc#5" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(7)} -pin  "acc#5" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(8)} -pin  "acc#5" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {i_green:not.itm(9)} -pin  "acc#5" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_green:not.itm}
load net {acc#5.itm(0)} -pin  "acc#5" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(1)} -pin  "acc#5" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(2)} -pin  "acc#5" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(3)} -pin  "acc#5" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(4)} -pin  "acc#5" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(5)} -pin  "acc#5" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(6)} -pin  "acc#5" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(7)} -pin  "acc#5" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(8)} -pin  "acc#5" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(9)} -pin  "acc#5" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(10)} -pin  "acc#5" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load inst "i_red:not" "not(10)" "INTERFACE" -attr xrf 19022 -attr oid 178 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {video_in:rsc:mgc_in_wire.d(20)} -pin  "i_red:not" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(21)} -pin  "i_red:not" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(22)} -pin  "i_red:not" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(23)} -pin  "i_red:not" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(24)} -pin  "i_red:not" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(25)} -pin  "i_red:not" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(26)} -pin  "i_red:not" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(27)} -pin  "i_red:not" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(28)} -pin  "i_red:not" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {video_in:rsc:mgc_in_wire.d(29)} -pin  "i_red:not" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm}
load net {i_red:not.itm(0)} -pin  "i_red:not" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(1)} -pin  "i_red:not" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(2)} -pin  "i_red:not" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(3)} -pin  "i_red:not" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(4)} -pin  "i_red:not" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(5)} -pin  "i_red:not" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(6)} -pin  "i_red:not" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(7)} -pin  "i_red:not" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(8)} -pin  "i_red:not" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(9)} -pin  "i_red:not" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load inst "acc#6" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 19023 -attr oid 179 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {acc#5.itm(0)} -pin  "acc#6" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(1)} -pin  "acc#6" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(2)} -pin  "acc#6" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(3)} -pin  "acc#6" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(4)} -pin  "acc#6" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(5)} -pin  "acc#6" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(6)} -pin  "acc#6" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(7)} -pin  "acc#6" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(8)} -pin  "acc#6" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(9)} -pin  "acc#6" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {acc#5.itm(10)} -pin  "acc#6" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#5.itm}
load net {i_red:not.itm(0)} -pin  "acc#6" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(1)} -pin  "acc#6" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(2)} -pin  "acc#6" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(3)} -pin  "acc#6" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(4)} -pin  "acc#6" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(5)} -pin  "acc#6" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(6)} -pin  "acc#6" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(7)} -pin  "acc#6" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(8)} -pin  "acc#6" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {i_red:not.itm(9)} -pin  "acc#6" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/i_red:not.itm}
load net {acc#6.itm(0)} -pin  "acc#6" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(1)} -pin  "acc#6" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(2)} -pin  "acc#6" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(3)} -pin  "acc#6" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(4)} -pin  "acc#6" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(5)} -pin  "acc#6" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(6)} -pin  "acc#6" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(7)} -pin  "acc#6" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(8)} -pin  "acc#6" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(9)} -pin  "acc#6" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(10)} -pin  "acc#6" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(11)} -pin  "acc#6" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load inst "acc" "add(12,-1,12,-1,12)" "INTERFACE" -attr xrf 19024 -attr oid 180 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,12)"
load net {acc#6.itm(0)} -pin  "acc" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(1)} -pin  "acc" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(2)} -pin  "acc" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(3)} -pin  "acc" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(4)} -pin  "acc" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(5)} -pin  "acc" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(6)} -pin  "acc" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(7)} -pin  "acc" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(8)} -pin  "acc" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(9)} -pin  "acc" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(10)} -pin  "acc" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {acc#6.itm(11)} -pin  "acc" {A(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc#6.itm}
load net {PWR} -pin  "acc" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(1)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(2)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(3)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(4)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {GND} -pin  "acc" {B(5)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(6)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(7)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(8)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {GND} -pin  "acc" {B(9)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {GND} -pin  "acc" {B(10)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {PWR} -pin  "acc" {B(11)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1569_12}
load net {acc.itm(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(2)} -pin  "acc" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(3)} -pin  "acc" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(4)} -pin  "acc" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(5)} -pin  "acc" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(6)} -pin  "acc" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(7)} -pin  "acc" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(8)} -pin  "acc" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(9)} -pin  "acc" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(10)} -pin  "acc" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load net {acc.itm(11)} -pin  "acc" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/acc.itm}
load inst "aif#1:aif:not" "not(10)" "INTERFACE" -attr xrf 19025 -attr oid 181 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vga_xy:rsc:mgc_in_wire.d(10)} -pin  "aif#1:aif:not" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(11)} -pin  "aif#1:aif:not" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(12)} -pin  "aif#1:aif:not" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(13)} -pin  "aif#1:aif:not" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(14)} -pin  "aif#1:aif:not" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(15)} -pin  "aif#1:aif:not" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(16)} -pin  "aif#1:aif:not" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(17)} -pin  "aif#1:aif:not" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(18)} -pin  "aif#1:aif:not" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {vga_xy:rsc:mgc_in_wire.d(19)} -pin  "aif#1:aif:not" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {aif#1:aif:not.itm(0)} -pin  "aif#1:aif:not" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(1)} -pin  "aif#1:aif:not" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(2)} -pin  "aif#1:aif:not" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(3)} -pin  "aif#1:aif:not" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(4)} -pin  "aif#1:aif:not" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(5)} -pin  "aif#1:aif:not" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(6)} -pin  "aif#1:aif:not" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(7)} -pin  "aif#1:aif:not" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(8)} -pin  "aif#1:aif:not" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load net {aif#1:aif:not.itm(9)} -pin  "aif#1:aif:not" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif#1:aif:not.itm}
load inst "if#1:acc#7" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 19026 -attr oid 182 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,12)"
load net {PWR} -pin  "if#1:acc#7" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc#7" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc#7" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc#7" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc#7" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc#7" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc#7" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc#7" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc#7" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc#7" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {y_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc#7" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {PWR} -pin  "if#1:acc#7" {A(11)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#24.itm}
load net {PWR} -pin  "if#1:acc#7" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(0)} -pin  "if#1:acc#7" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(1)} -pin  "if#1:acc#7" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(2)} -pin  "if#1:acc#7" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(3)} -pin  "if#1:acc#7" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(4)} -pin  "if#1:acc#7" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(5)} -pin  "if#1:acc#7" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(6)} -pin  "if#1:acc#7" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(7)} -pin  "if#1:acc#7" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(8)} -pin  "if#1:acc#7" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {aif#1:aif:not.itm(9)} -pin  "if#1:acc#7" {B(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#25.itm}
load net {if#1:acc#7.itm(0)} -pin  "if#1:acc#7" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(1)} -pin  "if#1:acc#7" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(2)} -pin  "if#1:acc#7" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(3)} -pin  "if#1:acc#7" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(4)} -pin  "if#1:acc#7" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(5)} -pin  "if#1:acc#7" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(6)} -pin  "if#1:acc#7" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(7)} -pin  "if#1:acc#7" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(8)} -pin  "if#1:acc#7" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(9)} -pin  "if#1:acc#7" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(10)} -pin  "if#1:acc#7" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load net {if#1:acc#7.itm(11)} -pin  "if#1:acc#7" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#7.itm}
load inst "if#1:not#3" "not(10)" "INTERFACE" -attr xrf 19027 -attr oid 183 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {y_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#1:not#3" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#1:not#3" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#1:not#3" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#1:not#3" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#1:not#3" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#1:not#3" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#1:not#3" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#1:not#3" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#1:not#3" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#1:not#3" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d}
load net {if#1:not#3.itm(0)} -pin  "if#1:not#3" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(1)} -pin  "if#1:not#3" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(2)} -pin  "if#1:not#3" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(3)} -pin  "if#1:not#3" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(4)} -pin  "if#1:not#3" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(5)} -pin  "if#1:not#3" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(6)} -pin  "if#1:not#3" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(7)} -pin  "if#1:not#3" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(8)} -pin  "if#1:not#3" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(9)} -pin  "if#1:not#3" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load inst "if#1:not#4" "not(10)" "INTERFACE" -attr xrf 19028 -attr oid 184 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {height:rsc:mgc_in_wire.d(0)} -pin  "if#1:not#4" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(1)} -pin  "if#1:not#4" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(2)} -pin  "if#1:not#4" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(3)} -pin  "if#1:not#4" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(4)} -pin  "if#1:not#4" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(5)} -pin  "if#1:not#4" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(6)} -pin  "if#1:not#4" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(7)} -pin  "if#1:not#4" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(8)} -pin  "if#1:not#4" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(9)} -pin  "if#1:not#4" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/height:rsc:mgc_in_wire.d}
load net {if#1:not#4.itm(0)} -pin  "if#1:not#4" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(1)} -pin  "if#1:not#4" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(2)} -pin  "if#1:not#4" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(3)} -pin  "if#1:not#4" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(4)} -pin  "if#1:not#4" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(5)} -pin  "if#1:not#4" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(6)} -pin  "if#1:not#4" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(7)} -pin  "if#1:not#4" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(8)} -pin  "if#1:not#4" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(9)} -pin  "if#1:not#4" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load inst "if#1:acc#5" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 19029 -attr oid 185 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {if#1:not#3.itm(0)} -pin  "if#1:acc#5" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(1)} -pin  "if#1:acc#5" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(2)} -pin  "if#1:acc#5" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(3)} -pin  "if#1:acc#5" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(4)} -pin  "if#1:acc#5" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(5)} -pin  "if#1:acc#5" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(6)} -pin  "if#1:acc#5" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(7)} -pin  "if#1:acc#5" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(8)} -pin  "if#1:acc#5" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#3.itm(9)} -pin  "if#1:acc#5" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#3.itm}
load net {if#1:not#4.itm(0)} -pin  "if#1:acc#5" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(1)} -pin  "if#1:acc#5" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(2)} -pin  "if#1:acc#5" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(3)} -pin  "if#1:acc#5" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(4)} -pin  "if#1:acc#5" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(5)} -pin  "if#1:acc#5" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(6)} -pin  "if#1:acc#5" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(7)} -pin  "if#1:acc#5" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(8)} -pin  "if#1:acc#5" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:not#4.itm(9)} -pin  "if#1:acc#5" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#4.itm}
load net {if#1:acc#5.itm(0)} -pin  "if#1:acc#5" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(1)} -pin  "if#1:acc#5" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(2)} -pin  "if#1:acc#5" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(3)} -pin  "if#1:acc#5" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(4)} -pin  "if#1:acc#5" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(5)} -pin  "if#1:acc#5" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(6)} -pin  "if#1:acc#5" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(7)} -pin  "if#1:acc#5" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(8)} -pin  "if#1:acc#5" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(9)} -pin  "if#1:acc#5" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(10)} -pin  "if#1:acc#5" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load inst "if#1:acc#6" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 19030 -attr oid 186 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {if#1:acc#5.itm(0)} -pin  "if#1:acc#6" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(1)} -pin  "if#1:acc#6" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(2)} -pin  "if#1:acc#6" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(3)} -pin  "if#1:acc#6" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(4)} -pin  "if#1:acc#6" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(5)} -pin  "if#1:acc#6" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(6)} -pin  "if#1:acc#6" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(7)} -pin  "if#1:acc#6" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(8)} -pin  "if#1:acc#6" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(9)} -pin  "if#1:acc#6" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {if#1:acc#5.itm(10)} -pin  "if#1:acc#6" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#5.itm}
load net {vga_xy:rsc:mgc_in_wire.d(10)} -pin  "if#1:acc#6" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(11)} -pin  "if#1:acc#6" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(12)} -pin  "if#1:acc#6" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(13)} -pin  "if#1:acc#6" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(14)} -pin  "if#1:acc#6" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(15)} -pin  "if#1:acc#6" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(16)} -pin  "if#1:acc#6" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(17)} -pin  "if#1:acc#6" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(18)} -pin  "if#1:acc#6" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(19)} -pin  "if#1:acc#6" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {if#1:acc#6.itm(0)} -pin  "if#1:acc#6" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(1)} -pin  "if#1:acc#6" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(2)} -pin  "if#1:acc#6" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(3)} -pin  "if#1:acc#6" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(4)} -pin  "if#1:acc#6" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(5)} -pin  "if#1:acc#6" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(6)} -pin  "if#1:acc#6" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(7)} -pin  "if#1:acc#6" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(8)} -pin  "if#1:acc#6" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(9)} -pin  "if#1:acc#6" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(10)} -pin  "if#1:acc#6" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load net {if#1:acc#6.itm(11)} -pin  "if#1:acc#6" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#6.itm}
load inst "if#1:acc#9" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 19031 -attr oid 187 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {if#1:acc#6.itm(1)} -pin  "if#1:acc#9" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(2)} -pin  "if#1:acc#9" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(3)} -pin  "if#1:acc#9" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(4)} -pin  "if#1:acc#9" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(5)} -pin  "if#1:acc#9" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(6)} -pin  "if#1:acc#9" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(7)} -pin  "if#1:acc#9" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(8)} -pin  "if#1:acc#9" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(9)} -pin  "if#1:acc#9" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(10)} -pin  "if#1:acc#9" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {if#1:acc#6.itm(11)} -pin  "if#1:acc#9" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm}
load net {PWR} -pin  "if#1:acc#9" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(1)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(2)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(3)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(4)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(5)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(6)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(7)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(8)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc#9" {B(9)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {PWR} -pin  "if#1:acc#9" {B(10)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {if#1:acc#9.itm(0)} -pin  "if#1:acc#9" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(1)} -pin  "if#1:acc#9" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(2)} -pin  "if#1:acc#9" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(3)} -pin  "if#1:acc#9" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(4)} -pin  "if#1:acc#9" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(5)} -pin  "if#1:acc#9" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(6)} -pin  "if#1:acc#9" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(7)} -pin  "if#1:acc#9" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(8)} -pin  "if#1:acc#9" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(9)} -pin  "if#1:acc#9" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load net {if#1:acc#9.itm(10)} -pin  "if#1:acc#9" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#9.itm}
load inst "aif:not" "not(10)" "INTERFACE" -attr xrf 19032 -attr oid 188 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vga_xy:rsc:mgc_in_wire.d(0)} -pin  "aif:not" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(1)} -pin  "aif:not" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(2)} -pin  "aif:not" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(3)} -pin  "aif:not" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(4)} -pin  "aif:not" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(5)} -pin  "aif:not" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(6)} -pin  "aif:not" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(7)} -pin  "aif:not" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(8)} -pin  "aif:not" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(9)} -pin  "aif:not" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {aif:not.itm(0)} -pin  "aif:not" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(1)} -pin  "aif:not" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(2)} -pin  "aif:not" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(3)} -pin  "aif:not" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(4)} -pin  "aif:not" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(5)} -pin  "aif:not" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(6)} -pin  "aif:not" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(7)} -pin  "aif:not" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(8)} -pin  "aif:not" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load net {aif:not.itm(9)} -pin  "aif:not" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/aif:not.itm}
load inst "if#1:acc#4" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 19033 -attr oid 189 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,12)"
load net {PWR} -pin  "if#1:acc#4" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc#4" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc#4" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc#4" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc#4" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc#4" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc#4" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc#4" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc#4" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc#4" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {x_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc#4" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {PWR} -pin  "if#1:acc#4" {A(11)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#26.itm}
load net {PWR} -pin  "if#1:acc#4" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(0)} -pin  "if#1:acc#4" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(1)} -pin  "if#1:acc#4" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(2)} -pin  "if#1:acc#4" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(3)} -pin  "if#1:acc#4" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(4)} -pin  "if#1:acc#4" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(5)} -pin  "if#1:acc#4" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(6)} -pin  "if#1:acc#4" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(7)} -pin  "if#1:acc#4" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(8)} -pin  "if#1:acc#4" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {aif:not.itm(9)} -pin  "if#1:acc#4" {B(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#27.itm}
load net {if#1:acc#4.itm(0)} -pin  "if#1:acc#4" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(1)} -pin  "if#1:acc#4" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(2)} -pin  "if#1:acc#4" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(3)} -pin  "if#1:acc#4" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(4)} -pin  "if#1:acc#4" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(5)} -pin  "if#1:acc#4" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(6)} -pin  "if#1:acc#4" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(7)} -pin  "if#1:acc#4" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(8)} -pin  "if#1:acc#4" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(9)} -pin  "if#1:acc#4" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(10)} -pin  "if#1:acc#4" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(11)} -pin  "if#1:acc#4" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#4.itm}
load inst "nand#2" "nand(3,1)" "INTERFACE" -attr xrf 19034 -attr oid 190 -attr @path {/rectangle_detect/rectangle_detect:core/nand#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,3)"
load net {land#2.sva#1} -pin  "nand#2" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/land#2.sva#1}
load net {aif#5:nor.cse} -pin  "nand#2" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/aif#5:nor.cse}
load net {else#2:slc.svs} -pin  "nand#2" {A2(0)} -attr @path {/rectangle_detect/rectangle_detect:core/else#2:slc.svs}
load net {nand#2.itm} -pin  "nand#2" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/nand#2.itm}
load inst "else#2:and" "and(2,1)" "INTERFACE" -attr xrf 19035 -attr oid 191 -attr @path {/rectangle_detect/rectangle_detect:core/else#2:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {static_fill#1.sva} -pin  "else#2:and" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill#1.sva}
load net {nand#2.itm} -pin  "else#2:and" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/nand#2.itm}
load net {else#2:and.itm} -pin  "else#2:and" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/else#2:and.itm}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf 19036 -attr oid 192 -attr @path {/rectangle_detect/rectangle_detect:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {else#2:and.itm} -pin  "or" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/else#2:and.itm}
load net {land#2.lpi#1.dfm} -pin  "or" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/land#2.lpi#1.dfm}
load net {static_fill#1.sva.dfm#1:mx0w0} -pin  "or" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/static_fill#1.sva.dfm#1:mx0w0}
load inst "if#1:not#1" "not(10)" "INTERFACE" -attr xrf 19037 -attr oid 193 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {x_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#1:not#1" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#1:not#1" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#1:not#1" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#1:not#1" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#1:not#1" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#1:not#1" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#1:not#1" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#1:not#1" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#1:not#1" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#1:not#1" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d}
load net {if#1:not#1.itm(0)} -pin  "if#1:not#1" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(1)} -pin  "if#1:not#1" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(2)} -pin  "if#1:not#1" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(3)} -pin  "if#1:not#1" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(4)} -pin  "if#1:not#1" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(5)} -pin  "if#1:not#1" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(6)} -pin  "if#1:not#1" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(7)} -pin  "if#1:not#1" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(8)} -pin  "if#1:not#1" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(9)} -pin  "if#1:not#1" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load inst "if#1:not#2" "not(10)" "INTERFACE" -attr xrf 19038 -attr oid 194 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {width:rsc:mgc_in_wire.d(0)} -pin  "if#1:not#2" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(1)} -pin  "if#1:not#2" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(2)} -pin  "if#1:not#2" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(3)} -pin  "if#1:not#2" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(4)} -pin  "if#1:not#2" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(5)} -pin  "if#1:not#2" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(6)} -pin  "if#1:not#2" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(7)} -pin  "if#1:not#2" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(8)} -pin  "if#1:not#2" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(9)} -pin  "if#1:not#2" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/width:rsc:mgc_in_wire.d}
load net {if#1:not#2.itm(0)} -pin  "if#1:not#2" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(1)} -pin  "if#1:not#2" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(2)} -pin  "if#1:not#2" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(3)} -pin  "if#1:not#2" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(4)} -pin  "if#1:not#2" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(5)} -pin  "if#1:not#2" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(6)} -pin  "if#1:not#2" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(7)} -pin  "if#1:not#2" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(8)} -pin  "if#1:not#2" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(9)} -pin  "if#1:not#2" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load inst "if#1:acc#3" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 19039 -attr oid 195 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {if#1:not#1.itm(0)} -pin  "if#1:acc#3" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(1)} -pin  "if#1:acc#3" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(2)} -pin  "if#1:acc#3" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(3)} -pin  "if#1:acc#3" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(4)} -pin  "if#1:acc#3" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(5)} -pin  "if#1:acc#3" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(6)} -pin  "if#1:acc#3" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(7)} -pin  "if#1:acc#3" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(8)} -pin  "if#1:acc#3" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#1.itm(9)} -pin  "if#1:acc#3" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#1.itm}
load net {if#1:not#2.itm(0)} -pin  "if#1:acc#3" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(1)} -pin  "if#1:acc#3" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(2)} -pin  "if#1:acc#3" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(3)} -pin  "if#1:acc#3" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(4)} -pin  "if#1:acc#3" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(5)} -pin  "if#1:acc#3" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(6)} -pin  "if#1:acc#3" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(7)} -pin  "if#1:acc#3" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(8)} -pin  "if#1:acc#3" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:not#2.itm(9)} -pin  "if#1:acc#3" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:not#2.itm}
load net {if#1:acc#3.itm(0)} -pin  "if#1:acc#3" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(1)} -pin  "if#1:acc#3" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(2)} -pin  "if#1:acc#3" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(3)} -pin  "if#1:acc#3" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(4)} -pin  "if#1:acc#3" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(5)} -pin  "if#1:acc#3" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(6)} -pin  "if#1:acc#3" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(7)} -pin  "if#1:acc#3" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(8)} -pin  "if#1:acc#3" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(9)} -pin  "if#1:acc#3" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(10)} -pin  "if#1:acc#3" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load inst "if#1:acc#8" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 19040 -attr oid 196 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {if#1:acc#3.itm(0)} -pin  "if#1:acc#8" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(1)} -pin  "if#1:acc#8" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(2)} -pin  "if#1:acc#8" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(3)} -pin  "if#1:acc#8" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(4)} -pin  "if#1:acc#8" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(5)} -pin  "if#1:acc#8" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(6)} -pin  "if#1:acc#8" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(7)} -pin  "if#1:acc#8" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(8)} -pin  "if#1:acc#8" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(9)} -pin  "if#1:acc#8" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {if#1:acc#3.itm(10)} -pin  "if#1:acc#8" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#3.itm}
load net {vga_xy:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc#8" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc#8" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc#8" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc#8" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc#8" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc#8" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc#8" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc#8" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc#8" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc#8" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {if#1:acc#8.itm(0)} -pin  "if#1:acc#8" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(1)} -pin  "if#1:acc#8" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(2)} -pin  "if#1:acc#8" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(3)} -pin  "if#1:acc#8" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(4)} -pin  "if#1:acc#8" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(5)} -pin  "if#1:acc#8" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(6)} -pin  "if#1:acc#8" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(7)} -pin  "if#1:acc#8" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(8)} -pin  "if#1:acc#8" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(9)} -pin  "if#1:acc#8" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(10)} -pin  "if#1:acc#8" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load net {if#1:acc#8.itm(11)} -pin  "if#1:acc#8" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc#8.itm}
load inst "if#1:acc" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 19041 -attr oid 197 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {if#1:acc#8.itm(1)} -pin  "if#1:acc" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(2)} -pin  "if#1:acc" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(3)} -pin  "if#1:acc" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(4)} -pin  "if#1:acc" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(5)} -pin  "if#1:acc" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(6)} -pin  "if#1:acc" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(7)} -pin  "if#1:acc" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(8)} -pin  "if#1:acc" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(9)} -pin  "if#1:acc" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(10)} -pin  "if#1:acc" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {if#1:acc#8.itm(11)} -pin  "if#1:acc" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm}
load net {PWR} -pin  "if#1:acc" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(1)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(2)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(3)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(4)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(5)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(6)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(7)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(8)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {GND} -pin  "if#1:acc" {B(9)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {PWR} -pin  "if#1:acc" {B(10)} -attr @path {/rectangle_detect/rectangle_detect:core/Cn1023_11}
load net {if#1:acc.itm(0)} -pin  "if#1:acc" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(1)} -pin  "if#1:acc" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(2)} -pin  "if#1:acc" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(3)} -pin  "if#1:acc" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(4)} -pin  "if#1:acc" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(5)} -pin  "if#1:acc" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(6)} -pin  "if#1:acc" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(7)} -pin  "if#1:acc" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(8)} -pin  "if#1:acc" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(9)} -pin  "if#1:acc" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load net {if#1:acc.itm(10)} -pin  "if#1:acc" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#1:acc.itm}
load inst "if#1:if:acc" "add(32,-1,1,0,32)" "INTERFACE" -attr xrf 19042 -attr oid 198 -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/if#1:if:acc} -attr area 33.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(32,0,2,1,32)"
load net {counter.sva.dfm(0)} -pin  "if#1:if:acc" {A(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(1)} -pin  "if#1:if:acc" {A(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(2)} -pin  "if#1:if:acc" {A(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(3)} -pin  "if#1:if:acc" {A(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(4)} -pin  "if#1:if:acc" {A(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(5)} -pin  "if#1:if:acc" {A(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(6)} -pin  "if#1:if:acc" {A(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(7)} -pin  "if#1:if:acc" {A(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(8)} -pin  "if#1:if:acc" {A(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(9)} -pin  "if#1:if:acc" {A(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(10)} -pin  "if#1:if:acc" {A(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(11)} -pin  "if#1:if:acc" {A(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(12)} -pin  "if#1:if:acc" {A(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(13)} -pin  "if#1:if:acc" {A(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(14)} -pin  "if#1:if:acc" {A(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(15)} -pin  "if#1:if:acc" {A(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(16)} -pin  "if#1:if:acc" {A(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(17)} -pin  "if#1:if:acc" {A(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(18)} -pin  "if#1:if:acc" {A(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(19)} -pin  "if#1:if:acc" {A(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(20)} -pin  "if#1:if:acc" {A(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(21)} -pin  "if#1:if:acc" {A(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(22)} -pin  "if#1:if:acc" {A(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(23)} -pin  "if#1:if:acc" {A(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(24)} -pin  "if#1:if:acc" {A(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(25)} -pin  "if#1:if:acc" {A(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(26)} -pin  "if#1:if:acc" {A(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(27)} -pin  "if#1:if:acc" {A(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(28)} -pin  "if#1:if:acc" {A(28)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(29)} -pin  "if#1:if:acc" {A(29)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(30)} -pin  "if#1:if:acc" {A(30)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {counter.sva.dfm(31)} -pin  "if#1:if:acc" {A(31)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva.dfm}
load net {PWR} -pin  "if#1:if:acc" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/C1_1#3}
load net {counter.sva#2(0)} -pin  "if#1:if:acc" {Z(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(1)} -pin  "if#1:if:acc" {Z(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(2)} -pin  "if#1:if:acc" {Z(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(3)} -pin  "if#1:if:acc" {Z(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(4)} -pin  "if#1:if:acc" {Z(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(5)} -pin  "if#1:if:acc" {Z(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(6)} -pin  "if#1:if:acc" {Z(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(7)} -pin  "if#1:if:acc" {Z(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(8)} -pin  "if#1:if:acc" {Z(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(9)} -pin  "if#1:if:acc" {Z(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(10)} -pin  "if#1:if:acc" {Z(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(11)} -pin  "if#1:if:acc" {Z(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(12)} -pin  "if#1:if:acc" {Z(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(13)} -pin  "if#1:if:acc" {Z(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(14)} -pin  "if#1:if:acc" {Z(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(15)} -pin  "if#1:if:acc" {Z(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(16)} -pin  "if#1:if:acc" {Z(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(17)} -pin  "if#1:if:acc" {Z(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(18)} -pin  "if#1:if:acc" {Z(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(19)} -pin  "if#1:if:acc" {Z(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(20)} -pin  "if#1:if:acc" {Z(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(21)} -pin  "if#1:if:acc" {Z(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(22)} -pin  "if#1:if:acc" {Z(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(23)} -pin  "if#1:if:acc" {Z(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(24)} -pin  "if#1:if:acc" {Z(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(25)} -pin  "if#1:if:acc" {Z(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(26)} -pin  "if#1:if:acc" {Z(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(27)} -pin  "if#1:if:acc" {Z(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(28)} -pin  "if#1:if:acc" {Z(28)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(29)} -pin  "if#1:if:acc" {Z(29)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(30)} -pin  "if#1:if:acc" {Z(30)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load net {counter.sva#2(31)} -pin  "if#1:if:acc" {Z(31)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/counter.sva#2}
load inst "if#3:unequal#2" "unequal(10,0,10,0)" "INTERFACE" -attr xrf 19043 -attr oid 199 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:unequal#2} -attr area 7.434680 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_equal(10)"
load net {io_read(vga_xy:rsc.d).cse.sva(0)} -pin  "if#3:unequal#2" {A(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(1)} -pin  "if#3:unequal#2" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(2)} -pin  "if#3:unequal#2" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(3)} -pin  "if#3:unequal#2" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(4)} -pin  "if#3:unequal#2" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(5)} -pin  "if#3:unequal#2" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(6)} -pin  "if#3:unequal#2" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(7)} -pin  "if#3:unequal#2" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(8)} -pin  "if#3:unequal#2" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {io_read(vga_xy:rsc.d).cse.sva(9)} -pin  "if#3:unequal#2" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(io_read(vga_xy:rsc.d).cse.sva).itm}
load net {if#3:acc#8(1)} -pin  "if#3:unequal#2" {B(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(2)} -pin  "if#3:unequal#2" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(3)} -pin  "if#3:unequal#2" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(4)} -pin  "if#3:unequal#2" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(5)} -pin  "if#3:unequal#2" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(6)} -pin  "if#3:unequal#2" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(7)} -pin  "if#3:unequal#2" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(8)} -pin  "if#3:unequal#2" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(9)} -pin  "if#3:unequal#2" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:acc#8(10)} -pin  "if#3:unequal#2" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#8.itm}
load net {if#3:unequal#2.itm} -pin  "if#3:unequal#2" {Z} -attr xrf 19044 -attr oid 200 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:unequal#2.itm}
load inst "aif#7:nor" "nor(2,1)" "INTERFACE" -attr xrf 19045 -attr oid 201 -attr @path {/rectangle_detect/rectangle_detect:core/aif#7:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {if#3:unequal#2.itm} -pin  "aif#7:nor" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#3:unequal#2.itm}
load net {if#3:acc#8(11)} -pin  "aif#7:nor" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#3:slc#2.itm}
load net {land#2.sva#1} -pin  "aif#7:nor" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/land#2.sva#1}
load inst "if#3:acc#5" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 19046 -attr oid 202 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#5} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {PWR} -pin  "if#3:acc#5" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#3:acc#5" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#3:acc#5" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#3:acc#5" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#3:acc#5" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#3:acc#5" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#3:acc#5" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#3:acc#5" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#3:acc#5" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#3:acc#5" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {y_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#3:acc#5" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#28.itm}
load net {PWR} -pin  "if#3:acc#5" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(0)} -pin  "if#3:acc#5" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(1)} -pin  "if#3:acc#5" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(2)} -pin  "if#3:acc#5" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(3)} -pin  "if#3:acc#5" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(4)} -pin  "if#3:acc#5" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(5)} -pin  "if#3:acc#5" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(6)} -pin  "if#3:acc#5" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(7)} -pin  "if#3:acc#5" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(8)} -pin  "if#3:acc#5" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {height:rsc:mgc_in_wire.d(9)} -pin  "if#3:acc#5" {B(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#29.itm}
load net {if#3:acc#6(0)} -pin  "if#3:acc#5" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(1)} -pin  "if#3:acc#5" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(2)} -pin  "if#3:acc#5" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(3)} -pin  "if#3:acc#5" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(4)} -pin  "if#3:acc#5" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(5)} -pin  "if#3:acc#5" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(6)} -pin  "if#3:acc#5" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(7)} -pin  "if#3:acc#5" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(8)} -pin  "if#3:acc#5" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(9)} -pin  "if#3:acc#5" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(10)} -pin  "if#3:acc#5" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load net {if#3:acc#6(11)} -pin  "if#3:acc#5" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#6}
load inst "if#3:acc#7" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 19047 -attr oid 203 -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#7} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {PWR} -pin  "if#3:acc#7" {A(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(0)} -pin  "if#3:acc#7" {A(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(1)} -pin  "if#3:acc#7" {A(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(2)} -pin  "if#3:acc#7" {A(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(3)} -pin  "if#3:acc#7" {A(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(4)} -pin  "if#3:acc#7" {A(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(5)} -pin  "if#3:acc#7" {A(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(6)} -pin  "if#3:acc#7" {A(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(7)} -pin  "if#3:acc#7" {A(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(8)} -pin  "if#3:acc#7" {A(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {slc(x_top_left).cse.sva(9)} -pin  "if#3:acc#7" {A(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#30.itm}
load net {PWR} -pin  "if#3:acc#7" {B(0)} -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(0)} -pin  "if#3:acc#7" {B(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(1)} -pin  "if#3:acc#7" {B(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(2)} -pin  "if#3:acc#7" {B(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(3)} -pin  "if#3:acc#7" {B(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(4)} -pin  "if#3:acc#7" {B(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(5)} -pin  "if#3:acc#7" {B(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(6)} -pin  "if#3:acc#7" {B(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(7)} -pin  "if#3:acc#7" {B(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(8)} -pin  "if#3:acc#7" {B(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {slc(width).cse.sva(9)} -pin  "if#3:acc#7" {B(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/conc#31.itm}
load net {if#3:acc#8(0)} -pin  "if#3:acc#7" {Z(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(1)} -pin  "if#3:acc#7" {Z(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(2)} -pin  "if#3:acc#7" {Z(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(3)} -pin  "if#3:acc#7" {Z(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(4)} -pin  "if#3:acc#7" {Z(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(5)} -pin  "if#3:acc#7" {Z(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(6)} -pin  "if#3:acc#7" {Z(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(7)} -pin  "if#3:acc#7" {Z(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(8)} -pin  "if#3:acc#7" {Z(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(9)} -pin  "if#3:acc#7" {Z(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(10)} -pin  "if#3:acc#7" {Z(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load net {if#3:acc#8(11)} -pin  "if#3:acc#7" {Z(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/if#3:acc#8}
load inst "mux#10" "mux(2,28)" "INTERFACE" -attr xrf 19048 -attr oid 204 -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/mux#10} -attr area 25.744844 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(28,1,2)"
load net {counter.sva#2(4)} -pin  "mux#10" {A0(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(5)} -pin  "mux#10" {A0(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(6)} -pin  "mux#10" {A0(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(7)} -pin  "mux#10" {A0(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(8)} -pin  "mux#10" {A0(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(9)} -pin  "mux#10" {A0(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(10)} -pin  "mux#10" {A0(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(11)} -pin  "mux#10" {A0(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(12)} -pin  "mux#10" {A0(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(13)} -pin  "mux#10" {A0(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(14)} -pin  "mux#10" {A0(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(15)} -pin  "mux#10" {A0(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(16)} -pin  "mux#10" {A0(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(17)} -pin  "mux#10" {A0(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(18)} -pin  "mux#10" {A0(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(19)} -pin  "mux#10" {A0(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(20)} -pin  "mux#10" {A0(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(21)} -pin  "mux#10" {A0(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(22)} -pin  "mux#10" {A0(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(23)} -pin  "mux#10" {A0(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(24)} -pin  "mux#10" {A0(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(25)} -pin  "mux#10" {A0(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(26)} -pin  "mux#10" {A0(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(27)} -pin  "mux#10" {A0(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(28)} -pin  "mux#10" {A0(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(29)} -pin  "mux#10" {A0(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(30)} -pin  "mux#10" {A0(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva#2(31)} -pin  "mux#10" {A0(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva#2).itm}
load net {counter.sva.dfm(4)} -pin  "mux#10" {A1(0)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(5)} -pin  "mux#10" {A1(1)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(6)} -pin  "mux#10" {A1(2)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(7)} -pin  "mux#10" {A1(3)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(8)} -pin  "mux#10" {A1(4)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(9)} -pin  "mux#10" {A1(5)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(10)} -pin  "mux#10" {A1(6)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(11)} -pin  "mux#10" {A1(7)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(12)} -pin  "mux#10" {A1(8)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(13)} -pin  "mux#10" {A1(9)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(14)} -pin  "mux#10" {A1(10)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(15)} -pin  "mux#10" {A1(11)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(16)} -pin  "mux#10" {A1(12)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(17)} -pin  "mux#10" {A1(13)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(18)} -pin  "mux#10" {A1(14)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(19)} -pin  "mux#10" {A1(15)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(20)} -pin  "mux#10" {A1(16)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(21)} -pin  "mux#10" {A1(17)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(22)} -pin  "mux#10" {A1(18)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(23)} -pin  "mux#10" {A1(19)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(24)} -pin  "mux#10" {A1(20)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(25)} -pin  "mux#10" {A1(21)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(26)} -pin  "mux#10" {A1(22)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(27)} -pin  "mux#10" {A1(23)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(28)} -pin  "mux#10" {A1(24)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(29)} -pin  "mux#10" {A1(25)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(30)} -pin  "mux#10" {A1(26)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {counter.sva.dfm(31)} -pin  "mux#10" {A1(27)} -attr vt d -attr @path {/rectangle_detect/rectangle_detect:core/slc(counter.sva.dfm).itm}
load net {and#1.itm} -pin  "mux#10" {S(0)} -attr @path {/rectangle_detect/rectangle_detect:core/and#1.itm}
load net {else#2:if:slc(counter)#2(0)} -pin  "mux#10" {Z(0)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(1)} -pin  "mux#10" {Z(1)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(2)} -pin  "mux#10" {Z(2)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(3)} -pin  "mux#10" {Z(3)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(4)} -pin  "mux#10" {Z(4)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(5)} -pin  "mux#10" {Z(5)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(6)} -pin  "mux#10" {Z(6)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(7)} -pin  "mux#10" {Z(7)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(8)} -pin  "mux#10" {Z(8)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(9)} -pin  "mux#10" {Z(9)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(10)} -pin  "mux#10" {Z(10)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(11)} -pin  "mux#10" {Z(11)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(12)} -pin  "mux#10" {Z(12)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(13)} -pin  "mux#10" {Z(13)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(14)} -pin  "mux#10" {Z(14)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(15)} -pin  "mux#10" {Z(15)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(16)} -pin  "mux#10" {Z(16)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(17)} -pin  "mux#10" {Z(17)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(18)} -pin  "mux#10" {Z(18)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(19)} -pin  "mux#10" {Z(19)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(20)} -pin  "mux#10" {Z(20)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(21)} -pin  "mux#10" {Z(21)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(22)} -pin  "mux#10" {Z(22)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(23)} -pin  "mux#10" {Z(23)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(24)} -pin  "mux#10" {Z(24)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(25)} -pin  "mux#10" {Z(25)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(26)} -pin  "mux#10" {Z(26)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load net {else#2:if:slc(counter)#2(27)} -pin  "mux#10" {Z(27)} -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core/else#2:if:slc(counter)#2}
load inst "nand" "nand(2,1)" "INTERFACE" -attr @path {/rectangle_detect/rectangle_detect:core/nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {if#1:acc.itm(10)} -pin  "nand" {A0(0)} -attr @path {/rectangle_detect/rectangle_detect:core/slc#32.itm}
load net {if#1:acc#4.itm(11)} -pin  "nand" {A1(0)} -attr @path {/rectangle_detect/rectangle_detect:core/if#1:slc#6.itm}
load net {or.dcpl#20} -pin  "nand" {Z(0)} -attr @path {/rectangle_detect/rectangle_detect:core/or.dcpl#20}
### END MODULE 

module new "rectangle_detect" "orig"
load portBus {vga_xy:rsc.z(19:0)} input 20 {vga_xy:rsc.z(19)} {vga_xy:rsc.z(18)} {vga_xy:rsc.z(17)} {vga_xy:rsc.z(16)} {vga_xy:rsc.z(15)} {vga_xy:rsc.z(14)} {vga_xy:rsc.z(13)} {vga_xy:rsc.z(12)} {vga_xy:rsc.z(11)} {vga_xy:rsc.z(10)} {vga_xy:rsc.z(9)} {vga_xy:rsc.z(8)} {vga_xy:rsc.z(7)} {vga_xy:rsc.z(6)} {vga_xy:rsc.z(5)} {vga_xy:rsc.z(4)} {vga_xy:rsc.z(3)} {vga_xy:rsc.z(2)} {vga_xy:rsc.z(1)} {vga_xy:rsc.z(0)} -attr xrf 19049 -attr oid 205 -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load portBus {video_in:rsc.z(29:0)} input 30 {video_in:rsc.z(29)} {video_in:rsc.z(28)} {video_in:rsc.z(27)} {video_in:rsc.z(26)} {video_in:rsc.z(25)} {video_in:rsc.z(24)} {video_in:rsc.z(23)} {video_in:rsc.z(22)} {video_in:rsc.z(21)} {video_in:rsc.z(20)} {video_in:rsc.z(19)} {video_in:rsc.z(18)} {video_in:rsc.z(17)} {video_in:rsc.z(16)} {video_in:rsc.z(15)} {video_in:rsc.z(14)} {video_in:rsc.z(13)} {video_in:rsc.z(12)} {video_in:rsc.z(11)} {video_in:rsc.z(10)} {video_in:rsc.z(9)} {video_in:rsc.z(8)} {video_in:rsc.z(7)} {video_in:rsc.z(6)} {video_in:rsc.z(5)} {video_in:rsc.z(4)} {video_in:rsc.z(3)} {video_in:rsc.z(2)} {video_in:rsc.z(1)} {video_in:rsc.z(0)} -attr xrf 19050 -attr oid 206 -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load portBus {x_top_left:rsc.z(9:0)} input 10 {x_top_left:rsc.z(9)} {x_top_left:rsc.z(8)} {x_top_left:rsc.z(7)} {x_top_left:rsc.z(6)} {x_top_left:rsc.z(5)} {x_top_left:rsc.z(4)} {x_top_left:rsc.z(3)} {x_top_left:rsc.z(2)} {x_top_left:rsc.z(1)} {x_top_left:rsc.z(0)} -attr xrf 19051 -attr oid 207 -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load portBus {y_top_left:rsc.z(9:0)} input 10 {y_top_left:rsc.z(9)} {y_top_left:rsc.z(8)} {y_top_left:rsc.z(7)} {y_top_left:rsc.z(6)} {y_top_left:rsc.z(5)} {y_top_left:rsc.z(4)} {y_top_left:rsc.z(3)} {y_top_left:rsc.z(2)} {y_top_left:rsc.z(1)} {y_top_left:rsc.z(0)} -attr xrf 19052 -attr oid 208 -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load portBus {width:rsc.z(9:0)} input 10 {width:rsc.z(9)} {width:rsc.z(8)} {width:rsc.z(7)} {width:rsc.z(6)} {width:rsc.z(5)} {width:rsc.z(4)} {width:rsc.z(3)} {width:rsc.z(2)} {width:rsc.z(1)} {width:rsc.z(0)} -attr xrf 19053 -attr oid 209 -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load portBus {height:rsc.z(9:0)} input 10 {height:rsc.z(9)} {height:rsc.z(8)} {height:rsc.z(7)} {height:rsc.z(6)} {height:rsc.z(5)} {height:rsc.z(4)} {height:rsc.z(3)} {height:rsc.z(2)} {height:rsc.z(1)} {height:rsc.z(0)} -attr xrf 19054 -attr oid 210 -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load portBus {video_out:rsc.z(29:0)} output 30 {video_out:rsc.z(29)} {video_out:rsc.z(28)} {video_out:rsc.z(27)} {video_out:rsc.z(26)} {video_out:rsc.z(25)} {video_out:rsc.z(24)} {video_out:rsc.z(23)} {video_out:rsc.z(22)} {video_out:rsc.z(21)} {video_out:rsc.z(20)} {video_out:rsc.z(19)} {video_out:rsc.z(18)} {video_out:rsc.z(17)} {video_out:rsc.z(16)} {video_out:rsc.z(15)} {video_out:rsc.z(14)} {video_out:rsc.z(13)} {video_out:rsc.z(12)} {video_out:rsc.z(11)} {video_out:rsc.z(10)} {video_out:rsc.z(9)} {video_out:rsc.z(8)} {video_out:rsc.z(7)} {video_out:rsc.z(6)} {video_out:rsc.z(5)} {video_out:rsc.z(4)} {video_out:rsc.z(3)} {video_out:rsc.z(2)} {video_out:rsc.z(1)} {video_out:rsc.z(0)} -attr xrf 19055 -attr oid 211 -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load port {filled:rsc.z} output -attr xrf 19056 -attr oid 212 -attr vt d -attr @path {/rectangle_detect/filled:rsc.z}
load port {reset:rsc.z} input -attr xrf 19057 -attr oid 213 -attr vt d -attr @path {/rectangle_detect/reset:rsc.z}
load port {clk} input -attr xrf 19058 -attr oid 214 -attr vt d -attr @path {/rectangle_detect/clk}
load port {en} input -attr xrf 19059 -attr oid 215 -attr vt d -attr @path {/rectangle_detect/en}
load port {arst_n} input -attr xrf 19060 -attr oid 216 -attr vt d -attr @path {/rectangle_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,20)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(19:0)} output 20 {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(19:0)} input 20 {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(3,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(4,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(5,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(6,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(7,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(8,1)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(0:0)} input 1 {d(0)} \
     portBus {z(0:0)} output 1 {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(9,1)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(0:0)} output 1 {d(0)} \
     portBus {z(0:0)} input 1 {z(0)} \

load symbol "rectangle_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vga_xy:rsc:mgc_in_wire.d(19:0)} input 20 {vga_xy:rsc:mgc_in_wire.d(19)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(0)} \
     portBus {video_in:rsc:mgc_in_wire.d(29:0)} input 30 {video_in:rsc:mgc_in_wire.d(29)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(0)} \
     portBus {x_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {x_top_left:rsc:mgc_in_wire.d(9)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(0)} \
     portBus {y_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {y_top_left:rsc:mgc_in_wire.d(9)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(0)} \
     portBus {width:rsc:mgc_in_wire.d(9:0)} input 10 {width:rsc:mgc_in_wire.d(9)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(0)} \
     portBus {height:rsc:mgc_in_wire.d(9:0)} input 10 {height:rsc:mgc_in_wire.d(9)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(0)} \
     portBus {video_out:rsc:mgc_out_stdreg.d(29:0)} output 30 {video_out:rsc:mgc_out_stdreg.d(29)} {video_out:rsc:mgc_out_stdreg.d(28)} {video_out:rsc:mgc_out_stdreg.d(27)} {video_out:rsc:mgc_out_stdreg.d(26)} {video_out:rsc:mgc_out_stdreg.d(25)} {video_out:rsc:mgc_out_stdreg.d(24)} {video_out:rsc:mgc_out_stdreg.d(23)} {video_out:rsc:mgc_out_stdreg.d(22)} {video_out:rsc:mgc_out_stdreg.d(21)} {video_out:rsc:mgc_out_stdreg.d(20)} {video_out:rsc:mgc_out_stdreg.d(19)} {video_out:rsc:mgc_out_stdreg.d(18)} {video_out:rsc:mgc_out_stdreg.d(17)} {video_out:rsc:mgc_out_stdreg.d(16)} {video_out:rsc:mgc_out_stdreg.d(15)} {video_out:rsc:mgc_out_stdreg.d(14)} {video_out:rsc:mgc_out_stdreg.d(13)} {video_out:rsc:mgc_out_stdreg.d(12)} {video_out:rsc:mgc_out_stdreg.d(11)} {video_out:rsc:mgc_out_stdreg.d(10)} {video_out:rsc:mgc_out_stdreg.d(9)} {video_out:rsc:mgc_out_stdreg.d(8)} {video_out:rsc:mgc_out_stdreg.d(7)} {video_out:rsc:mgc_out_stdreg.d(6)} {video_out:rsc:mgc_out_stdreg.d(5)} {video_out:rsc:mgc_out_stdreg.d(4)} {video_out:rsc:mgc_out_stdreg.d(3)} {video_out:rsc:mgc_out_stdreg.d(2)} {video_out:rsc:mgc_out_stdreg.d(1)} {video_out:rsc:mgc_out_stdreg.d(0)} \
     port {filled:rsc:mgc_out_stdreg.d} output \
     port {reset:rsc:mgc_in_wire.d} input \

load net {vga_xy:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(19)} -attr vt d
load netBundle {vga_xy:rsc:mgc_in_wire.d#1} 20 {vga_xy:rsc:mgc_in_wire.d#1(0)} {vga_xy:rsc:mgc_in_wire.d#1(1)} {vga_xy:rsc:mgc_in_wire.d#1(2)} {vga_xy:rsc:mgc_in_wire.d#1(3)} {vga_xy:rsc:mgc_in_wire.d#1(4)} {vga_xy:rsc:mgc_in_wire.d#1(5)} {vga_xy:rsc:mgc_in_wire.d#1(6)} {vga_xy:rsc:mgc_in_wire.d#1(7)} {vga_xy:rsc:mgc_in_wire.d#1(8)} {vga_xy:rsc:mgc_in_wire.d#1(9)} {vga_xy:rsc:mgc_in_wire.d#1(10)} {vga_xy:rsc:mgc_in_wire.d#1(11)} {vga_xy:rsc:mgc_in_wire.d#1(12)} {vga_xy:rsc:mgc_in_wire.d#1(13)} {vga_xy:rsc:mgc_in_wire.d#1(14)} {vga_xy:rsc:mgc_in_wire.d#1(15)} {vga_xy:rsc:mgc_in_wire.d#1(16)} {vga_xy:rsc:mgc_in_wire.d#1(17)} {vga_xy:rsc:mgc_in_wire.d#1(18)} {vga_xy:rsc:mgc_in_wire.d#1(19)} -attr xrf 19061 -attr oid 217 -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(29)} -attr vt d
load netBundle {video_in:rsc:mgc_in_wire.d#1} 30 {video_in:rsc:mgc_in_wire.d#1(0)} {video_in:rsc:mgc_in_wire.d#1(1)} {video_in:rsc:mgc_in_wire.d#1(2)} {video_in:rsc:mgc_in_wire.d#1(3)} {video_in:rsc:mgc_in_wire.d#1(4)} {video_in:rsc:mgc_in_wire.d#1(5)} {video_in:rsc:mgc_in_wire.d#1(6)} {video_in:rsc:mgc_in_wire.d#1(7)} {video_in:rsc:mgc_in_wire.d#1(8)} {video_in:rsc:mgc_in_wire.d#1(9)} {video_in:rsc:mgc_in_wire.d#1(10)} {video_in:rsc:mgc_in_wire.d#1(11)} {video_in:rsc:mgc_in_wire.d#1(12)} {video_in:rsc:mgc_in_wire.d#1(13)} {video_in:rsc:mgc_in_wire.d#1(14)} {video_in:rsc:mgc_in_wire.d#1(15)} {video_in:rsc:mgc_in_wire.d#1(16)} {video_in:rsc:mgc_in_wire.d#1(17)} {video_in:rsc:mgc_in_wire.d#1(18)} {video_in:rsc:mgc_in_wire.d#1(19)} {video_in:rsc:mgc_in_wire.d#1(20)} {video_in:rsc:mgc_in_wire.d#1(21)} {video_in:rsc:mgc_in_wire.d#1(22)} {video_in:rsc:mgc_in_wire.d#1(23)} {video_in:rsc:mgc_in_wire.d#1(24)} {video_in:rsc:mgc_in_wire.d#1(25)} {video_in:rsc:mgc_in_wire.d#1(26)} {video_in:rsc:mgc_in_wire.d#1(27)} {video_in:rsc:mgc_in_wire.d#1(28)} {video_in:rsc:mgc_in_wire.d#1(29)} -attr xrf 19062 -attr oid 218 -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {x_top_left:rsc:mgc_in_wire.d#1} 10 {x_top_left:rsc:mgc_in_wire.d#1(0)} {x_top_left:rsc:mgc_in_wire.d#1(1)} {x_top_left:rsc:mgc_in_wire.d#1(2)} {x_top_left:rsc:mgc_in_wire.d#1(3)} {x_top_left:rsc:mgc_in_wire.d#1(4)} {x_top_left:rsc:mgc_in_wire.d#1(5)} {x_top_left:rsc:mgc_in_wire.d#1(6)} {x_top_left:rsc:mgc_in_wire.d#1(7)} {x_top_left:rsc:mgc_in_wire.d#1(8)} {x_top_left:rsc:mgc_in_wire.d#1(9)} -attr xrf 19063 -attr oid 219 -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {y_top_left:rsc:mgc_in_wire.d#1} 10 {y_top_left:rsc:mgc_in_wire.d#1(0)} {y_top_left:rsc:mgc_in_wire.d#1(1)} {y_top_left:rsc:mgc_in_wire.d#1(2)} {y_top_left:rsc:mgc_in_wire.d#1(3)} {y_top_left:rsc:mgc_in_wire.d#1(4)} {y_top_left:rsc:mgc_in_wire.d#1(5)} {y_top_left:rsc:mgc_in_wire.d#1(6)} {y_top_left:rsc:mgc_in_wire.d#1(7)} {y_top_left:rsc:mgc_in_wire.d#1(8)} {y_top_left:rsc:mgc_in_wire.d#1(9)} -attr xrf 19064 -attr oid 220 -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {width:rsc:mgc_in_wire.d#1} 10 {width:rsc:mgc_in_wire.d#1(0)} {width:rsc:mgc_in_wire.d#1(1)} {width:rsc:mgc_in_wire.d#1(2)} {width:rsc:mgc_in_wire.d#1(3)} {width:rsc:mgc_in_wire.d#1(4)} {width:rsc:mgc_in_wire.d#1(5)} {width:rsc:mgc_in_wire.d#1(6)} {width:rsc:mgc_in_wire.d#1(7)} {width:rsc:mgc_in_wire.d#1(8)} {width:rsc:mgc_in_wire.d#1(9)} -attr xrf 19065 -attr oid 221 -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {height:rsc:mgc_in_wire.d#1} 10 {height:rsc:mgc_in_wire.d#1(0)} {height:rsc:mgc_in_wire.d#1(1)} {height:rsc:mgc_in_wire.d#1(2)} {height:rsc:mgc_in_wire.d#1(3)} {height:rsc:mgc_in_wire.d#1(4)} {height:rsc:mgc_in_wire.d#1(5)} {height:rsc:mgc_in_wire.d#1(6)} {height:rsc:mgc_in_wire.d#1(7)} {height:rsc:mgc_in_wire.d#1(8)} {height:rsc:mgc_in_wire.d#1(9)} -attr xrf 19066 -attr oid 222 -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {video_out:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {video_out:rsc:mgc_out_stdreg.d#1} 30 {video_out:rsc:mgc_out_stdreg.d#1(0)} {video_out:rsc:mgc_out_stdreg.d#1(1)} {video_out:rsc:mgc_out_stdreg.d#1(2)} {video_out:rsc:mgc_out_stdreg.d#1(3)} {video_out:rsc:mgc_out_stdreg.d#1(4)} {video_out:rsc:mgc_out_stdreg.d#1(5)} {video_out:rsc:mgc_out_stdreg.d#1(6)} {video_out:rsc:mgc_out_stdreg.d#1(7)} {video_out:rsc:mgc_out_stdreg.d#1(8)} {video_out:rsc:mgc_out_stdreg.d#1(9)} {video_out:rsc:mgc_out_stdreg.d#1(10)} {video_out:rsc:mgc_out_stdreg.d#1(11)} {video_out:rsc:mgc_out_stdreg.d#1(12)} {video_out:rsc:mgc_out_stdreg.d#1(13)} {video_out:rsc:mgc_out_stdreg.d#1(14)} {video_out:rsc:mgc_out_stdreg.d#1(15)} {video_out:rsc:mgc_out_stdreg.d#1(16)} {video_out:rsc:mgc_out_stdreg.d#1(17)} {video_out:rsc:mgc_out_stdreg.d#1(18)} {video_out:rsc:mgc_out_stdreg.d#1(19)} {video_out:rsc:mgc_out_stdreg.d#1(20)} {video_out:rsc:mgc_out_stdreg.d#1(21)} {video_out:rsc:mgc_out_stdreg.d#1(22)} {video_out:rsc:mgc_out_stdreg.d#1(23)} {video_out:rsc:mgc_out_stdreg.d#1(24)} {video_out:rsc:mgc_out_stdreg.d#1(25)} {video_out:rsc:mgc_out_stdreg.d#1(26)} {video_out:rsc:mgc_out_stdreg.d#1(27)} {video_out:rsc:mgc_out_stdreg.d#1(28)} {video_out:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 19067 -attr oid 223 -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {filled:rsc:mgc_out_stdreg.d#1} -attr xrf 19068 -attr oid 224 -attr vt d
load net {reset:rsc:mgc_in_wire.d#1} -attr xrf 19069 -attr oid 225 -attr vt d
load net {vga_xy:rsc.z(0)} -attr vt d
load net {vga_xy:rsc.z(1)} -attr vt d
load net {vga_xy:rsc.z(2)} -attr vt d
load net {vga_xy:rsc.z(3)} -attr vt d
load net {vga_xy:rsc.z(4)} -attr vt d
load net {vga_xy:rsc.z(5)} -attr vt d
load net {vga_xy:rsc.z(6)} -attr vt d
load net {vga_xy:rsc.z(7)} -attr vt d
load net {vga_xy:rsc.z(8)} -attr vt d
load net {vga_xy:rsc.z(9)} -attr vt d
load net {vga_xy:rsc.z(10)} -attr vt d
load net {vga_xy:rsc.z(11)} -attr vt d
load net {vga_xy:rsc.z(12)} -attr vt d
load net {vga_xy:rsc.z(13)} -attr vt d
load net {vga_xy:rsc.z(14)} -attr vt d
load net {vga_xy:rsc.z(15)} -attr vt d
load net {vga_xy:rsc.z(16)} -attr vt d
load net {vga_xy:rsc.z(17)} -attr vt d
load net {vga_xy:rsc.z(18)} -attr vt d
load net {vga_xy:rsc.z(19)} -attr vt d
load netBundle {vga_xy:rsc.z} 20 {vga_xy:rsc.z(0)} {vga_xy:rsc.z(1)} {vga_xy:rsc.z(2)} {vga_xy:rsc.z(3)} {vga_xy:rsc.z(4)} {vga_xy:rsc.z(5)} {vga_xy:rsc.z(6)} {vga_xy:rsc.z(7)} {vga_xy:rsc.z(8)} {vga_xy:rsc.z(9)} {vga_xy:rsc.z(10)} {vga_xy:rsc.z(11)} {vga_xy:rsc.z(12)} {vga_xy:rsc.z(13)} {vga_xy:rsc.z(14)} {vga_xy:rsc.z(15)} {vga_xy:rsc.z(16)} {vga_xy:rsc.z(17)} {vga_xy:rsc.z(18)} {vga_xy:rsc.z(19)} -attr xrf 19070 -attr oid 226 -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(0)} -port {vga_xy:rsc.z(0)} -attr vt d
load net {vga_xy:rsc.z(1)} -port {vga_xy:rsc.z(1)} -attr vt d
load net {vga_xy:rsc.z(2)} -port {vga_xy:rsc.z(2)} -attr vt d
load net {vga_xy:rsc.z(3)} -port {vga_xy:rsc.z(3)} -attr vt d
load net {vga_xy:rsc.z(4)} -port {vga_xy:rsc.z(4)} -attr vt d
load net {vga_xy:rsc.z(5)} -port {vga_xy:rsc.z(5)} -attr vt d
load net {vga_xy:rsc.z(6)} -port {vga_xy:rsc.z(6)} -attr vt d
load net {vga_xy:rsc.z(7)} -port {vga_xy:rsc.z(7)} -attr vt d
load net {vga_xy:rsc.z(8)} -port {vga_xy:rsc.z(8)} -attr vt d
load net {vga_xy:rsc.z(9)} -port {vga_xy:rsc.z(9)} -attr vt d
load net {vga_xy:rsc.z(10)} -port {vga_xy:rsc.z(10)} -attr vt d
load net {vga_xy:rsc.z(11)} -port {vga_xy:rsc.z(11)} -attr vt d
load net {vga_xy:rsc.z(12)} -port {vga_xy:rsc.z(12)} -attr vt d
load net {vga_xy:rsc.z(13)} -port {vga_xy:rsc.z(13)} -attr vt d
load net {vga_xy:rsc.z(14)} -port {vga_xy:rsc.z(14)} -attr vt d
load net {vga_xy:rsc.z(15)} -port {vga_xy:rsc.z(15)} -attr vt d
load net {vga_xy:rsc.z(16)} -port {vga_xy:rsc.z(16)} -attr vt d
load net {vga_xy:rsc.z(17)} -port {vga_xy:rsc.z(17)} -attr vt d
load net {vga_xy:rsc.z(18)} -port {vga_xy:rsc.z(18)} -attr vt d
load net {vga_xy:rsc.z(19)} -port {vga_xy:rsc.z(19)} -attr vt d
load netBundle {vga_xy:rsc.z} 20 {vga_xy:rsc.z(0)} {vga_xy:rsc.z(1)} {vga_xy:rsc.z(2)} {vga_xy:rsc.z(3)} {vga_xy:rsc.z(4)} {vga_xy:rsc.z(5)} {vga_xy:rsc.z(6)} {vga_xy:rsc.z(7)} {vga_xy:rsc.z(8)} {vga_xy:rsc.z(9)} {vga_xy:rsc.z(10)} {vga_xy:rsc.z(11)} {vga_xy:rsc.z(12)} {vga_xy:rsc.z(13)} {vga_xy:rsc.z(14)} {vga_xy:rsc.z(15)} {vga_xy:rsc.z(16)} {vga_xy:rsc.z(17)} {vga_xy:rsc.z(18)} {vga_xy:rsc.z(19)} -attr xrf 19071 -attr oid 227 -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {video_in:rsc.z(0)} -attr vt d
load net {video_in:rsc.z(1)} -attr vt d
load net {video_in:rsc.z(2)} -attr vt d
load net {video_in:rsc.z(3)} -attr vt d
load net {video_in:rsc.z(4)} -attr vt d
load net {video_in:rsc.z(5)} -attr vt d
load net {video_in:rsc.z(6)} -attr vt d
load net {video_in:rsc.z(7)} -attr vt d
load net {video_in:rsc.z(8)} -attr vt d
load net {video_in:rsc.z(9)} -attr vt d
load net {video_in:rsc.z(10)} -attr vt d
load net {video_in:rsc.z(11)} -attr vt d
load net {video_in:rsc.z(12)} -attr vt d
load net {video_in:rsc.z(13)} -attr vt d
load net {video_in:rsc.z(14)} -attr vt d
load net {video_in:rsc.z(15)} -attr vt d
load net {video_in:rsc.z(16)} -attr vt d
load net {video_in:rsc.z(17)} -attr vt d
load net {video_in:rsc.z(18)} -attr vt d
load net {video_in:rsc.z(19)} -attr vt d
load net {video_in:rsc.z(20)} -attr vt d
load net {video_in:rsc.z(21)} -attr vt d
load net {video_in:rsc.z(22)} -attr vt d
load net {video_in:rsc.z(23)} -attr vt d
load net {video_in:rsc.z(24)} -attr vt d
load net {video_in:rsc.z(25)} -attr vt d
load net {video_in:rsc.z(26)} -attr vt d
load net {video_in:rsc.z(27)} -attr vt d
load net {video_in:rsc.z(28)} -attr vt d
load net {video_in:rsc.z(29)} -attr vt d
load netBundle {video_in:rsc.z} 30 {video_in:rsc.z(0)} {video_in:rsc.z(1)} {video_in:rsc.z(2)} {video_in:rsc.z(3)} {video_in:rsc.z(4)} {video_in:rsc.z(5)} {video_in:rsc.z(6)} {video_in:rsc.z(7)} {video_in:rsc.z(8)} {video_in:rsc.z(9)} {video_in:rsc.z(10)} {video_in:rsc.z(11)} {video_in:rsc.z(12)} {video_in:rsc.z(13)} {video_in:rsc.z(14)} {video_in:rsc.z(15)} {video_in:rsc.z(16)} {video_in:rsc.z(17)} {video_in:rsc.z(18)} {video_in:rsc.z(19)} {video_in:rsc.z(20)} {video_in:rsc.z(21)} {video_in:rsc.z(22)} {video_in:rsc.z(23)} {video_in:rsc.z(24)} {video_in:rsc.z(25)} {video_in:rsc.z(26)} {video_in:rsc.z(27)} {video_in:rsc.z(28)} {video_in:rsc.z(29)} -attr xrf 19072 -attr oid 228 -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(0)} -port {video_in:rsc.z(0)} -attr vt d
load net {video_in:rsc.z(1)} -port {video_in:rsc.z(1)} -attr vt d
load net {video_in:rsc.z(2)} -port {video_in:rsc.z(2)} -attr vt d
load net {video_in:rsc.z(3)} -port {video_in:rsc.z(3)} -attr vt d
load net {video_in:rsc.z(4)} -port {video_in:rsc.z(4)} -attr vt d
load net {video_in:rsc.z(5)} -port {video_in:rsc.z(5)} -attr vt d
load net {video_in:rsc.z(6)} -port {video_in:rsc.z(6)} -attr vt d
load net {video_in:rsc.z(7)} -port {video_in:rsc.z(7)} -attr vt d
load net {video_in:rsc.z(8)} -port {video_in:rsc.z(8)} -attr vt d
load net {video_in:rsc.z(9)} -port {video_in:rsc.z(9)} -attr vt d
load net {video_in:rsc.z(10)} -port {video_in:rsc.z(10)} -attr vt d
load net {video_in:rsc.z(11)} -port {video_in:rsc.z(11)} -attr vt d
load net {video_in:rsc.z(12)} -port {video_in:rsc.z(12)} -attr vt d
load net {video_in:rsc.z(13)} -port {video_in:rsc.z(13)} -attr vt d
load net {video_in:rsc.z(14)} -port {video_in:rsc.z(14)} -attr vt d
load net {video_in:rsc.z(15)} -port {video_in:rsc.z(15)} -attr vt d
load net {video_in:rsc.z(16)} -port {video_in:rsc.z(16)} -attr vt d
load net {video_in:rsc.z(17)} -port {video_in:rsc.z(17)} -attr vt d
load net {video_in:rsc.z(18)} -port {video_in:rsc.z(18)} -attr vt d
load net {video_in:rsc.z(19)} -port {video_in:rsc.z(19)} -attr vt d
load net {video_in:rsc.z(20)} -port {video_in:rsc.z(20)} -attr vt d
load net {video_in:rsc.z(21)} -port {video_in:rsc.z(21)} -attr vt d
load net {video_in:rsc.z(22)} -port {video_in:rsc.z(22)} -attr vt d
load net {video_in:rsc.z(23)} -port {video_in:rsc.z(23)} -attr vt d
load net {video_in:rsc.z(24)} -port {video_in:rsc.z(24)} -attr vt d
load net {video_in:rsc.z(25)} -port {video_in:rsc.z(25)} -attr vt d
load net {video_in:rsc.z(26)} -port {video_in:rsc.z(26)} -attr vt d
load net {video_in:rsc.z(27)} -port {video_in:rsc.z(27)} -attr vt d
load net {video_in:rsc.z(28)} -port {video_in:rsc.z(28)} -attr vt d
load net {video_in:rsc.z(29)} -port {video_in:rsc.z(29)} -attr vt d
load netBundle {video_in:rsc.z} 30 {video_in:rsc.z(0)} {video_in:rsc.z(1)} {video_in:rsc.z(2)} {video_in:rsc.z(3)} {video_in:rsc.z(4)} {video_in:rsc.z(5)} {video_in:rsc.z(6)} {video_in:rsc.z(7)} {video_in:rsc.z(8)} {video_in:rsc.z(9)} {video_in:rsc.z(10)} {video_in:rsc.z(11)} {video_in:rsc.z(12)} {video_in:rsc.z(13)} {video_in:rsc.z(14)} {video_in:rsc.z(15)} {video_in:rsc.z(16)} {video_in:rsc.z(17)} {video_in:rsc.z(18)} {video_in:rsc.z(19)} {video_in:rsc.z(20)} {video_in:rsc.z(21)} {video_in:rsc.z(22)} {video_in:rsc.z(23)} {video_in:rsc.z(24)} {video_in:rsc.z(25)} {video_in:rsc.z(26)} {video_in:rsc.z(27)} {video_in:rsc.z(28)} {video_in:rsc.z(29)} -attr xrf 19073 -attr oid 229 -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {x_top_left:rsc.z(0)} -attr vt d
load net {x_top_left:rsc.z(1)} -attr vt d
load net {x_top_left:rsc.z(2)} -attr vt d
load net {x_top_left:rsc.z(3)} -attr vt d
load net {x_top_left:rsc.z(4)} -attr vt d
load net {x_top_left:rsc.z(5)} -attr vt d
load net {x_top_left:rsc.z(6)} -attr vt d
load net {x_top_left:rsc.z(7)} -attr vt d
load net {x_top_left:rsc.z(8)} -attr vt d
load net {x_top_left:rsc.z(9)} -attr vt d
load netBundle {x_top_left:rsc.z} 10 {x_top_left:rsc.z(0)} {x_top_left:rsc.z(1)} {x_top_left:rsc.z(2)} {x_top_left:rsc.z(3)} {x_top_left:rsc.z(4)} {x_top_left:rsc.z(5)} {x_top_left:rsc.z(6)} {x_top_left:rsc.z(7)} {x_top_left:rsc.z(8)} {x_top_left:rsc.z(9)} -attr xrf 19074 -attr oid 230 -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(0)} -port {x_top_left:rsc.z(0)} -attr vt d
load net {x_top_left:rsc.z(1)} -port {x_top_left:rsc.z(1)} -attr vt d
load net {x_top_left:rsc.z(2)} -port {x_top_left:rsc.z(2)} -attr vt d
load net {x_top_left:rsc.z(3)} -port {x_top_left:rsc.z(3)} -attr vt d
load net {x_top_left:rsc.z(4)} -port {x_top_left:rsc.z(4)} -attr vt d
load net {x_top_left:rsc.z(5)} -port {x_top_left:rsc.z(5)} -attr vt d
load net {x_top_left:rsc.z(6)} -port {x_top_left:rsc.z(6)} -attr vt d
load net {x_top_left:rsc.z(7)} -port {x_top_left:rsc.z(7)} -attr vt d
load net {x_top_left:rsc.z(8)} -port {x_top_left:rsc.z(8)} -attr vt d
load net {x_top_left:rsc.z(9)} -port {x_top_left:rsc.z(9)} -attr vt d
load netBundle {x_top_left:rsc.z} 10 {x_top_left:rsc.z(0)} {x_top_left:rsc.z(1)} {x_top_left:rsc.z(2)} {x_top_left:rsc.z(3)} {x_top_left:rsc.z(4)} {x_top_left:rsc.z(5)} {x_top_left:rsc.z(6)} {x_top_left:rsc.z(7)} {x_top_left:rsc.z(8)} {x_top_left:rsc.z(9)} -attr xrf 19075 -attr oid 231 -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {y_top_left:rsc.z(0)} -attr vt d
load net {y_top_left:rsc.z(1)} -attr vt d
load net {y_top_left:rsc.z(2)} -attr vt d
load net {y_top_left:rsc.z(3)} -attr vt d
load net {y_top_left:rsc.z(4)} -attr vt d
load net {y_top_left:rsc.z(5)} -attr vt d
load net {y_top_left:rsc.z(6)} -attr vt d
load net {y_top_left:rsc.z(7)} -attr vt d
load net {y_top_left:rsc.z(8)} -attr vt d
load net {y_top_left:rsc.z(9)} -attr vt d
load netBundle {y_top_left:rsc.z} 10 {y_top_left:rsc.z(0)} {y_top_left:rsc.z(1)} {y_top_left:rsc.z(2)} {y_top_left:rsc.z(3)} {y_top_left:rsc.z(4)} {y_top_left:rsc.z(5)} {y_top_left:rsc.z(6)} {y_top_left:rsc.z(7)} {y_top_left:rsc.z(8)} {y_top_left:rsc.z(9)} -attr xrf 19076 -attr oid 232 -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(0)} -port {y_top_left:rsc.z(0)} -attr vt d
load net {y_top_left:rsc.z(1)} -port {y_top_left:rsc.z(1)} -attr vt d
load net {y_top_left:rsc.z(2)} -port {y_top_left:rsc.z(2)} -attr vt d
load net {y_top_left:rsc.z(3)} -port {y_top_left:rsc.z(3)} -attr vt d
load net {y_top_left:rsc.z(4)} -port {y_top_left:rsc.z(4)} -attr vt d
load net {y_top_left:rsc.z(5)} -port {y_top_left:rsc.z(5)} -attr vt d
load net {y_top_left:rsc.z(6)} -port {y_top_left:rsc.z(6)} -attr vt d
load net {y_top_left:rsc.z(7)} -port {y_top_left:rsc.z(7)} -attr vt d
load net {y_top_left:rsc.z(8)} -port {y_top_left:rsc.z(8)} -attr vt d
load net {y_top_left:rsc.z(9)} -port {y_top_left:rsc.z(9)} -attr vt d
load netBundle {y_top_left:rsc.z} 10 {y_top_left:rsc.z(0)} {y_top_left:rsc.z(1)} {y_top_left:rsc.z(2)} {y_top_left:rsc.z(3)} {y_top_left:rsc.z(4)} {y_top_left:rsc.z(5)} {y_top_left:rsc.z(6)} {y_top_left:rsc.z(7)} {y_top_left:rsc.z(8)} {y_top_left:rsc.z(9)} -attr xrf 19077 -attr oid 233 -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {width:rsc.z(0)} -attr vt d
load net {width:rsc.z(1)} -attr vt d
load net {width:rsc.z(2)} -attr vt d
load net {width:rsc.z(3)} -attr vt d
load net {width:rsc.z(4)} -attr vt d
load net {width:rsc.z(5)} -attr vt d
load net {width:rsc.z(6)} -attr vt d
load net {width:rsc.z(7)} -attr vt d
load net {width:rsc.z(8)} -attr vt d
load net {width:rsc.z(9)} -attr vt d
load netBundle {width:rsc.z} 10 {width:rsc.z(0)} {width:rsc.z(1)} {width:rsc.z(2)} {width:rsc.z(3)} {width:rsc.z(4)} {width:rsc.z(5)} {width:rsc.z(6)} {width:rsc.z(7)} {width:rsc.z(8)} {width:rsc.z(9)} -attr xrf 19078 -attr oid 234 -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(0)} -port {width:rsc.z(0)} -attr vt d
load net {width:rsc.z(1)} -port {width:rsc.z(1)} -attr vt d
load net {width:rsc.z(2)} -port {width:rsc.z(2)} -attr vt d
load net {width:rsc.z(3)} -port {width:rsc.z(3)} -attr vt d
load net {width:rsc.z(4)} -port {width:rsc.z(4)} -attr vt d
load net {width:rsc.z(5)} -port {width:rsc.z(5)} -attr vt d
load net {width:rsc.z(6)} -port {width:rsc.z(6)} -attr vt d
load net {width:rsc.z(7)} -port {width:rsc.z(7)} -attr vt d
load net {width:rsc.z(8)} -port {width:rsc.z(8)} -attr vt d
load net {width:rsc.z(9)} -port {width:rsc.z(9)} -attr vt d
load netBundle {width:rsc.z} 10 {width:rsc.z(0)} {width:rsc.z(1)} {width:rsc.z(2)} {width:rsc.z(3)} {width:rsc.z(4)} {width:rsc.z(5)} {width:rsc.z(6)} {width:rsc.z(7)} {width:rsc.z(8)} {width:rsc.z(9)} -attr xrf 19079 -attr oid 235 -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {height:rsc.z(0)} -attr vt d
load net {height:rsc.z(1)} -attr vt d
load net {height:rsc.z(2)} -attr vt d
load net {height:rsc.z(3)} -attr vt d
load net {height:rsc.z(4)} -attr vt d
load net {height:rsc.z(5)} -attr vt d
load net {height:rsc.z(6)} -attr vt d
load net {height:rsc.z(7)} -attr vt d
load net {height:rsc.z(8)} -attr vt d
load net {height:rsc.z(9)} -attr vt d
load netBundle {height:rsc.z} 10 {height:rsc.z(0)} {height:rsc.z(1)} {height:rsc.z(2)} {height:rsc.z(3)} {height:rsc.z(4)} {height:rsc.z(5)} {height:rsc.z(6)} {height:rsc.z(7)} {height:rsc.z(8)} {height:rsc.z(9)} -attr xrf 19080 -attr oid 236 -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(0)} -port {height:rsc.z(0)} -attr vt d
load net {height:rsc.z(1)} -port {height:rsc.z(1)} -attr vt d
load net {height:rsc.z(2)} -port {height:rsc.z(2)} -attr vt d
load net {height:rsc.z(3)} -port {height:rsc.z(3)} -attr vt d
load net {height:rsc.z(4)} -port {height:rsc.z(4)} -attr vt d
load net {height:rsc.z(5)} -port {height:rsc.z(5)} -attr vt d
load net {height:rsc.z(6)} -port {height:rsc.z(6)} -attr vt d
load net {height:rsc.z(7)} -port {height:rsc.z(7)} -attr vt d
load net {height:rsc.z(8)} -port {height:rsc.z(8)} -attr vt d
load net {height:rsc.z(9)} -port {height:rsc.z(9)} -attr vt d
load netBundle {height:rsc.z} 10 {height:rsc.z(0)} {height:rsc.z(1)} {height:rsc.z(2)} {height:rsc.z(3)} {height:rsc.z(4)} {height:rsc.z(5)} {height:rsc.z(6)} {height:rsc.z(7)} {height:rsc.z(8)} {height:rsc.z(9)} -attr xrf 19081 -attr oid 237 -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {video_out:rsc.z(0)} -attr vt d
load net {video_out:rsc.z(1)} -attr vt d
load net {video_out:rsc.z(2)} -attr vt d
load net {video_out:rsc.z(3)} -attr vt d
load net {video_out:rsc.z(4)} -attr vt d
load net {video_out:rsc.z(5)} -attr vt d
load net {video_out:rsc.z(6)} -attr vt d
load net {video_out:rsc.z(7)} -attr vt d
load net {video_out:rsc.z(8)} -attr vt d
load net {video_out:rsc.z(9)} -attr vt d
load net {video_out:rsc.z(10)} -attr vt d
load net {video_out:rsc.z(11)} -attr vt d
load net {video_out:rsc.z(12)} -attr vt d
load net {video_out:rsc.z(13)} -attr vt d
load net {video_out:rsc.z(14)} -attr vt d
load net {video_out:rsc.z(15)} -attr vt d
load net {video_out:rsc.z(16)} -attr vt d
load net {video_out:rsc.z(17)} -attr vt d
load net {video_out:rsc.z(18)} -attr vt d
load net {video_out:rsc.z(19)} -attr vt d
load net {video_out:rsc.z(20)} -attr vt d
load net {video_out:rsc.z(21)} -attr vt d
load net {video_out:rsc.z(22)} -attr vt d
load net {video_out:rsc.z(23)} -attr vt d
load net {video_out:rsc.z(24)} -attr vt d
load net {video_out:rsc.z(25)} -attr vt d
load net {video_out:rsc.z(26)} -attr vt d
load net {video_out:rsc.z(27)} -attr vt d
load net {video_out:rsc.z(28)} -attr vt d
load net {video_out:rsc.z(29)} -attr vt d
load netBundle {video_out:rsc.z} 30 {video_out:rsc.z(0)} {video_out:rsc.z(1)} {video_out:rsc.z(2)} {video_out:rsc.z(3)} {video_out:rsc.z(4)} {video_out:rsc.z(5)} {video_out:rsc.z(6)} {video_out:rsc.z(7)} {video_out:rsc.z(8)} {video_out:rsc.z(9)} {video_out:rsc.z(10)} {video_out:rsc.z(11)} {video_out:rsc.z(12)} {video_out:rsc.z(13)} {video_out:rsc.z(14)} {video_out:rsc.z(15)} {video_out:rsc.z(16)} {video_out:rsc.z(17)} {video_out:rsc.z(18)} {video_out:rsc.z(19)} {video_out:rsc.z(20)} {video_out:rsc.z(21)} {video_out:rsc.z(22)} {video_out:rsc.z(23)} {video_out:rsc.z(24)} {video_out:rsc.z(25)} {video_out:rsc.z(26)} {video_out:rsc.z(27)} {video_out:rsc.z(28)} {video_out:rsc.z(29)} -attr xrf 19082 -attr oid 238 -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(0)} -port {video_out:rsc.z(0)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(1)} -port {video_out:rsc.z(1)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(2)} -port {video_out:rsc.z(2)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(3)} -port {video_out:rsc.z(3)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(4)} -port {video_out:rsc.z(4)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(5)} -port {video_out:rsc.z(5)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(6)} -port {video_out:rsc.z(6)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(7)} -port {video_out:rsc.z(7)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(8)} -port {video_out:rsc.z(8)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(9)} -port {video_out:rsc.z(9)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(10)} -port {video_out:rsc.z(10)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(11)} -port {video_out:rsc.z(11)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(12)} -port {video_out:rsc.z(12)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(13)} -port {video_out:rsc.z(13)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(14)} -port {video_out:rsc.z(14)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(15)} -port {video_out:rsc.z(15)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(16)} -port {video_out:rsc.z(16)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(17)} -port {video_out:rsc.z(17)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(18)} -port {video_out:rsc.z(18)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(19)} -port {video_out:rsc.z(19)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(20)} -port {video_out:rsc.z(20)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(21)} -port {video_out:rsc.z(21)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(22)} -port {video_out:rsc.z(22)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(23)} -port {video_out:rsc.z(23)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(24)} -port {video_out:rsc.z(24)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(25)} -port {video_out:rsc.z(25)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(26)} -port {video_out:rsc.z(26)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(27)} -port {video_out:rsc.z(27)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(28)} -port {video_out:rsc.z(28)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(29)} -port {video_out:rsc.z(29)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {filled:rsc.z} -attr xrf 19083 -attr oid 239 -attr vt d
load net {filled:rsc.z} -port {filled:rsc.z} -attr xrf 19084 -attr oid 240 -attr vt d -attr @path {/rectangle_detect/filled:rsc.z}
load net {reset:rsc.z} -attr xrf 19085 -attr oid 241 -attr vt d
load net {reset:rsc.z} -port {reset:rsc.z} -attr xrf 19086 -attr oid 242 -attr vt d
load net {clk} -attr xrf 19087 -attr oid 243
load net {clk} -port {clk} -attr xrf 19088 -attr oid 244
load net {en} -attr xrf 19089 -attr oid 245
load net {en} -port {en} -attr xrf 19090 -attr oid 246
load net {arst_n} -attr xrf 19091 -attr oid 247
load net {arst_n} -port {arst_n} -attr xrf 19092 -attr oid 248
load inst "rectangle_detect:core:inst" "rectangle_detect:core" "orig" -attr xrf 19093 -attr oid 249 -attr vt dc -attr @path {/rectangle_detect/rectangle_detect:core:inst} -attr area 531.379463 -attr delay 5.773645 -attr hier "/rectangle_detect/rectangle_detect:core" -pg 1 -lvl 5
load net {clk} -pin  "rectangle_detect:core:inst" {clk#1} -attr xrf 19094 -attr oid 250 -attr @path {/rectangle_detect/clk}
load net {en} -pin  "rectangle_detect:core:inst" {en#1} -attr xrf 19095 -attr oid 251 -attr @path {/rectangle_detect/en}
load net {arst_n} -pin  "rectangle_detect:core:inst" {arst_n#1} -attr xrf 19096 -attr oid 252 -attr @path {/rectangle_detect/arst_n}
load net {vga_xy:rsc:mgc_in_wire.d#1(0)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(1)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(2)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(3)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(4)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(5)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(6)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(7)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(8)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(9)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(10)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(11)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(12)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(13)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(14)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(15)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(16)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(17)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(18)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(19)} -pin  "rectangle_detect:core:inst" {vga_xy:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(0)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(1)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(2)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(3)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(4)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(5)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(6)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(7)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(8)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(9)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(10)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(11)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(12)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(13)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(14)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(15)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(16)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(17)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(18)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(19)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(20)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(21)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(22)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(23)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(24)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(25)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(26)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(27)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(28)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(29)} -pin  "rectangle_detect:core:inst" {video_in:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "rectangle_detect:core:inst" {x_top_left:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "rectangle_detect:core:inst" {y_top_left:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(0)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(1)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(2)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(3)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(4)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(5)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(6)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(7)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(8)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(9)} -pin  "rectangle_detect:core:inst" {width:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(0)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(1)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(2)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(3)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(4)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(5)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(6)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(7)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(8)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(9)} -pin  "rectangle_detect:core:inst" {height:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(0)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(1)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(2)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(3)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(4)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(5)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(6)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(7)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(8)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(9)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(10)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(11)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(12)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(13)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(14)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(15)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(16)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(17)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(18)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(19)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(20)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(21)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(22)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(23)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(24)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(25)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(26)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(27)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(28)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(29)} -pin  "rectangle_detect:core:inst" {video_out:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {filled:rsc:mgc_out_stdreg.d#1} -pin  "rectangle_detect:core:inst" {filled:rsc:mgc_out_stdreg.d} -attr xrf 19097 -attr oid 253 -attr vt dc -attr @path {/rectangle_detect/filled:rsc:mgc_out_stdreg.d}
load net {reset:rsc:mgc_in_wire.d#1} -pin  "rectangle_detect:core:inst" {reset:rsc:mgc_in_wire.d} -attr xrf 19098 -attr oid 254 -attr vt dc -attr @path {/rectangle_detect/reset:rsc:mgc_in_wire.d}
load inst "vga_xy:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,20)" "INTERFACE" -attr xrf 19099 -attr oid 255 -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,20)" -pg 1 -lvl 1
load net {vga_xy:rsc:mgc_in_wire.d#1(0)} -pin  "vga_xy:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(1)} -pin  "vga_xy:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(2)} -pin  "vga_xy:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(3)} -pin  "vga_xy:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(4)} -pin  "vga_xy:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(5)} -pin  "vga_xy:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(6)} -pin  "vga_xy:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(7)} -pin  "vga_xy:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(8)} -pin  "vga_xy:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(9)} -pin  "vga_xy:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(10)} -pin  "vga_xy:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(11)} -pin  "vga_xy:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(12)} -pin  "vga_xy:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(13)} -pin  "vga_xy:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(14)} -pin  "vga_xy:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(15)} -pin  "vga_xy:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(16)} -pin  "vga_xy:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(17)} -pin  "vga_xy:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(18)} -pin  "vga_xy:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(19)} -pin  "vga_xy:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc.z(0)} -pin  "vga_xy:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(1)} -pin  "vga_xy:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(2)} -pin  "vga_xy:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(3)} -pin  "vga_xy:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(4)} -pin  "vga_xy:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(5)} -pin  "vga_xy:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(6)} -pin  "vga_xy:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(7)} -pin  "vga_xy:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(8)} -pin  "vga_xy:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(9)} -pin  "vga_xy:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(10)} -pin  "vga_xy:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(11)} -pin  "vga_xy:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(12)} -pin  "vga_xy:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(13)} -pin  "vga_xy:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(14)} -pin  "vga_xy:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(15)} -pin  "vga_xy:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(16)} -pin  "vga_xy:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(17)} -pin  "vga_xy:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(18)} -pin  "vga_xy:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load net {vga_xy:rsc.z(19)} -pin  "vga_xy:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/rectangle_detect/vga_xy:rsc.z}
load inst "video_in:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(2,30)" "INTERFACE" -attr xrf 19100 -attr oid 256 -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(2,30)" -pg 1 -lvl 1
load net {video_in:rsc:mgc_in_wire.d#1(0)} -pin  "video_in:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(1)} -pin  "video_in:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(2)} -pin  "video_in:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(3)} -pin  "video_in:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(4)} -pin  "video_in:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(5)} -pin  "video_in:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(6)} -pin  "video_in:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(7)} -pin  "video_in:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(8)} -pin  "video_in:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(9)} -pin  "video_in:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(10)} -pin  "video_in:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(11)} -pin  "video_in:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(12)} -pin  "video_in:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(13)} -pin  "video_in:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(14)} -pin  "video_in:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(15)} -pin  "video_in:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(16)} -pin  "video_in:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(17)} -pin  "video_in:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(18)} -pin  "video_in:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(19)} -pin  "video_in:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(20)} -pin  "video_in:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(21)} -pin  "video_in:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(22)} -pin  "video_in:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(23)} -pin  "video_in:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(24)} -pin  "video_in:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(25)} -pin  "video_in:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(26)} -pin  "video_in:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(27)} -pin  "video_in:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(28)} -pin  "video_in:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(29)} -pin  "video_in:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc.z(0)} -pin  "video_in:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(1)} -pin  "video_in:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(2)} -pin  "video_in:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(3)} -pin  "video_in:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(4)} -pin  "video_in:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(5)} -pin  "video_in:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(6)} -pin  "video_in:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(7)} -pin  "video_in:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(8)} -pin  "video_in:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(9)} -pin  "video_in:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(10)} -pin  "video_in:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(11)} -pin  "video_in:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(12)} -pin  "video_in:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(13)} -pin  "video_in:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(14)} -pin  "video_in:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(15)} -pin  "video_in:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(16)} -pin  "video_in:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(17)} -pin  "video_in:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(18)} -pin  "video_in:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(19)} -pin  "video_in:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(20)} -pin  "video_in:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(21)} -pin  "video_in:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(22)} -pin  "video_in:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(23)} -pin  "video_in:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(24)} -pin  "video_in:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(25)} -pin  "video_in:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(26)} -pin  "video_in:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(27)} -pin  "video_in:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(28)} -pin  "video_in:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load net {video_in:rsc.z(29)} -pin  "video_in:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/rectangle_detect/video_in:rsc.z}
load inst "x_top_left:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(3,10)" "INTERFACE" -attr xrf 19101 -attr oid 257 -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(3,10)" -pg 1 -lvl 1
load net {x_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "x_top_left:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "x_top_left:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "x_top_left:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "x_top_left:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "x_top_left:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "x_top_left:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "x_top_left:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "x_top_left:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "x_top_left:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "x_top_left:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc.z(0)} -pin  "x_top_left:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(1)} -pin  "x_top_left:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(2)} -pin  "x_top_left:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(3)} -pin  "x_top_left:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(4)} -pin  "x_top_left:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(5)} -pin  "x_top_left:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(6)} -pin  "x_top_left:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(7)} -pin  "x_top_left:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(8)} -pin  "x_top_left:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load net {x_top_left:rsc.z(9)} -pin  "x_top_left:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/rectangle_detect/x_top_left:rsc.z}
load inst "y_top_left:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(4,10)" "INTERFACE" -attr xrf 19102 -attr oid 258 -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(4,10)" -pg 1 -lvl 1
load net {y_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "y_top_left:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "y_top_left:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "y_top_left:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "y_top_left:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "y_top_left:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "y_top_left:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "y_top_left:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "y_top_left:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "y_top_left:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "y_top_left:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc.z(0)} -pin  "y_top_left:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(1)} -pin  "y_top_left:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(2)} -pin  "y_top_left:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(3)} -pin  "y_top_left:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(4)} -pin  "y_top_left:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(5)} -pin  "y_top_left:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(6)} -pin  "y_top_left:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(7)} -pin  "y_top_left:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(8)} -pin  "y_top_left:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load net {y_top_left:rsc.z(9)} -pin  "y_top_left:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/rectangle_detect/y_top_left:rsc.z}
load inst "width:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(5,10)" "INTERFACE" -attr xrf 19103 -attr oid 259 -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(5,10)" -pg 1 -lvl 1
load net {width:rsc:mgc_in_wire.d#1(0)} -pin  "width:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(1)} -pin  "width:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(2)} -pin  "width:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(3)} -pin  "width:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(4)} -pin  "width:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(5)} -pin  "width:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(6)} -pin  "width:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(7)} -pin  "width:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(8)} -pin  "width:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(9)} -pin  "width:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/rectangle_detect/width:rsc:mgc_in_wire.d}
load net {width:rsc.z(0)} -pin  "width:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(1)} -pin  "width:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(2)} -pin  "width:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(3)} -pin  "width:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(4)} -pin  "width:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(5)} -pin  "width:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(6)} -pin  "width:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(7)} -pin  "width:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(8)} -pin  "width:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load net {width:rsc.z(9)} -pin  "width:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/rectangle_detect/width:rsc.z}
load inst "height:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(6,10)" "INTERFACE" -attr xrf 19104 -attr oid 260 -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(6,10)" -pg 1 -lvl 1
load net {height:rsc:mgc_in_wire.d#1(0)} -pin  "height:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(1)} -pin  "height:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(2)} -pin  "height:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(3)} -pin  "height:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(4)} -pin  "height:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(5)} -pin  "height:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(6)} -pin  "height:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(7)} -pin  "height:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(8)} -pin  "height:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(9)} -pin  "height:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/rectangle_detect/height:rsc:mgc_in_wire.d}
load net {height:rsc.z(0)} -pin  "height:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(1)} -pin  "height:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(2)} -pin  "height:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(3)} -pin  "height:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(4)} -pin  "height:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(5)} -pin  "height:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(6)} -pin  "height:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(7)} -pin  "height:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(8)} -pin  "height:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load net {height:rsc.z(9)} -pin  "height:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/rectangle_detect/height:rsc.z}
load inst "video_out:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(7,30)" "INTERFACE" -attr xrf 19105 -attr oid 261 -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(7,30)" -pg 1 -lvl 1002
load net {video_out:rsc:mgc_out_stdreg.d#1(0)} -pin  "video_out:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(1)} -pin  "video_out:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(2)} -pin  "video_out:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(3)} -pin  "video_out:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(4)} -pin  "video_out:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(5)} -pin  "video_out:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(6)} -pin  "video_out:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(7)} -pin  "video_out:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(8)} -pin  "video_out:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(9)} -pin  "video_out:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(10)} -pin  "video_out:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(11)} -pin  "video_out:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(12)} -pin  "video_out:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(13)} -pin  "video_out:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(14)} -pin  "video_out:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(15)} -pin  "video_out:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(16)} -pin  "video_out:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(17)} -pin  "video_out:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(18)} -pin  "video_out:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(19)} -pin  "video_out:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(20)} -pin  "video_out:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(21)} -pin  "video_out:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(22)} -pin  "video_out:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(23)} -pin  "video_out:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(24)} -pin  "video_out:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(25)} -pin  "video_out:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(26)} -pin  "video_out:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(27)} -pin  "video_out:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(28)} -pin  "video_out:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc:mgc_out_stdreg.d#1(29)} -pin  "video_out:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc:mgc_out_stdreg.d}
load net {video_out:rsc.z(0)} -pin  "video_out:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(1)} -pin  "video_out:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(2)} -pin  "video_out:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(3)} -pin  "video_out:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(4)} -pin  "video_out:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(5)} -pin  "video_out:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(6)} -pin  "video_out:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(7)} -pin  "video_out:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(8)} -pin  "video_out:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(9)} -pin  "video_out:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(10)} -pin  "video_out:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(11)} -pin  "video_out:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(12)} -pin  "video_out:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(13)} -pin  "video_out:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(14)} -pin  "video_out:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(15)} -pin  "video_out:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(16)} -pin  "video_out:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(17)} -pin  "video_out:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(18)} -pin  "video_out:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(19)} -pin  "video_out:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(20)} -pin  "video_out:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(21)} -pin  "video_out:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(22)} -pin  "video_out:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(23)} -pin  "video_out:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(24)} -pin  "video_out:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(25)} -pin  "video_out:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(26)} -pin  "video_out:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(27)} -pin  "video_out:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(28)} -pin  "video_out:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load net {video_out:rsc.z(29)} -pin  "video_out:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/rectangle_detect/video_out:rsc.z}
load inst "filled:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(8,1)" "INTERFACE" -attr xrf 19106 -attr oid 262 -attr vt d -attr @path {/rectangle_detect/filled:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(8,1)" -pg 1 -lvl 1002
load net {filled:rsc:mgc_out_stdreg.d#1} -pin  "filled:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/rectangle_detect/filled:rsc:mgc_out_stdreg.d}
load net {filled:rsc.z} -pin  "filled:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/rectangle_detect/filled:rsc.z}
load inst "reset:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(9,1)" "INTERFACE" -attr xrf 19107 -attr oid 263 -attr vt d -attr @path {/rectangle_detect/reset:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(9,1)" -pg 1 -lvl 1
load net {reset:rsc:mgc_in_wire.d#1} -pin  "reset:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/rectangle_detect/reset:rsc:mgc_in_wire.d}
load net {reset:rsc.z} -pin  "reset:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/rectangle_detect/reset:rsc.z}
### END MODULE 

