{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 18:19:38 2020 " "Info: Processing started: Mon May 11 18:19:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mult -c mult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mult -c mult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } } { "d:/9.0crak/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/9.0crak/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74194:inst14\|41 register 74161:inst\|f74161:sub\|110 288.85 MHz 3.462 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 288.85 MHz between source register \"74194:inst14\|41\" and destination register \"74161:inst\|f74161:sub\|110\" (period= 3.462 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.199 ns + Longest register register " "Info: + Longest register to register delay is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst14\|41 1 REG LCFF_X2_Y4_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 7; REG Node = '74194:inst14\|41'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst14|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.614 ns) 1.436 ns 74283:inst2\|f74283:sub\|97 2 COMB LCCOMB_X1_Y4_N20 2 " "Info: 2: + IC(0.822 ns) + CELL(0.614 ns) = 1.436 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 2; COMB Node = '74283:inst2\|f74283:sub\|97'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { 74194:inst14|41 74283:inst2|f74283:sub|97 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 464 312 376 504 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 2.491 ns 74283:inst2\|f74283:sub\|106~0 3 COMB LCCOMB_X1_Y4_N28 2 " "Info: 3: + IC(0.404 ns) + CELL(0.651 ns) = 2.491 ns; Loc. = LCCOMB_X1_Y4_N28; Fanout = 2; COMB Node = '74283:inst2\|f74283:sub\|106~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { 74283:inst2|f74283:sub|97 74283:inst2|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 3.091 ns 74283:inst2\|f74283:sub\|107~0 4 COMB LCCOMB_X1_Y4_N16 1 " "Info: 4: + IC(0.394 ns) + CELL(0.206 ns) = 3.091 ns; Loc. = LCCOMB_X1_Y4_N16; Fanout = 1; COMB Node = '74283:inst2\|f74283:sub\|107~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { 74283:inst2|f74283:sub|106~0 74283:inst2|f74283:sub|107~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.199 ns 74161:inst\|f74161:sub\|110 5 REG LCFF_X1_Y4_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.199 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst2|f74283:sub|107~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 49.36 % ) " "Info: Total cell delay = 1.579 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 50.64 % ) " "Info: Total interconnect delay = 1.620 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { 74194:inst14|41 74283:inst2|f74283:sub|97 74283:inst2|f74283:sub|106~0 74283:inst2|f74283:sub|107~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { 74194:inst14|41 {} 74283:inst2|f74283:sub|97 {} 74283:inst2|f74283:sub|106~0 {} 74283:inst2|f74283:sub|107~0 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.822ns 0.404ns 0.394ns 0.000ns } { 0.000ns 0.614ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.776 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns 74161:inst\|f74161:sub\|110 3 REG LCFF_X1_Y4_N17 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.775 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.775 ns 74194:inst14\|41 3 REG LCFF_X2_Y4_N17 7 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 7; REG Node = '74194:inst14\|41'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl 74194:inst14|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.08 % ) " "Info: Total cell delay = 1.806 ns ( 65.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 34.92 % ) " "Info: Total interconnect delay = 0.969 ns ( 34.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { CLK CLK~clkctrl 74194:inst14|41 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|41 {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { CLK CLK~clkctrl 74194:inst14|41 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|41 {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { 74194:inst14|41 74283:inst2|f74283:sub|97 74283:inst2|f74283:sub|106~0 74283:inst2|f74283:sub|107~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { 74194:inst14|41 {} 74283:inst2|f74283:sub|97 {} 74283:inst2|f74283:sub|106~0 {} 74283:inst2|f74283:sub|107~0 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.822ns 0.404ns 0.394ns 0.000ns } { 0.000ns 0.614ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { CLK CLK~clkctrl 74194:inst14|41 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|41 {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst1\|f74161:sub\|110 START CLK 6.028 ns register " "Info: tsu for register \"74161:inst1\|f74161:sub\|110\" (data pin = \"START\", clock pin = \"CLK\") is 6.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.844 ns + Longest pin register " "Info: + Longest pin to register delay is 8.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 PIN PIN_32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_32; Fanout = 3; PIN Node = 'START'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 488 296 464 504 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.651 ns) 7.360 ns control1:inst21\|inst2 2 COMB LCCOMB_X1_Y4_N6 5 " "Info: 2: + IC(5.724 ns) + CELL(0.651 ns) = 7.360 ns; Loc. = LCCOMB_X1_Y4_N6; Fanout = 5; COMB Node = 'control1:inst21\|inst2'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { START control1:inst21|inst2 } "NODE_NAME" } } { "control1.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/control1.bdf" { { 360 1008 1072 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.855 ns) 8.844 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X1_Y4_N7 2 " "Info: 3: + IC(0.629 ns) + CELL(0.855 ns) = 8.844 ns; Loc. = LCFF_X1_Y4_N7; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { control1:inst21|inst2 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.491 ns ( 28.17 % ) " "Info: Total cell delay = 2.491 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.353 ns ( 71.83 % ) " "Info: Total interconnect delay = 6.353 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { START control1:inst21|inst2 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { START {} START~combout {} control1:inst21|inst2 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 5.724ns 0.629ns } { 0.000ns 0.985ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.776 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X1_Y4_N7 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X1_Y4_N7; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { START control1:inst21|inst2 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { START {} START~combout {} control1:inst21|inst2 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 5.724ns 0.629ns } { 0.000ns 0.985ns 0.651ns 0.855ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[6\] 74161:inst\|f74161:sub\|99 9.887 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\[6\]\" through register \"74161:inst\|f74161:sub\|99\" is 9.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.776 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns 74161:inst\|f74161:sub\|99 3 REG LCFF_X1_Y4_N19 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.807 ns + Longest register pin " "Info: + Longest register to pin delay is 6.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|99 1 REG LCFF_X1_Y4_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.531 ns) + CELL(3.276 ns) 6.807 ns Q\[6\] 2 PIN PIN_101 0 " "Info: 2: + IC(3.531 ns) + CELL(3.276 ns) = 6.807 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'Q\[6\]'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.807 ns" { 74161:inst|f74161:sub|99 Q[6] } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 48.13 % ) " "Info: Total cell delay = 3.276 ns ( 48.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.531 ns ( 51.87 % ) " "Info: Total interconnect delay = 3.531 ns ( 51.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.807 ns" { 74161:inst|f74161:sub|99 Q[6] } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "6.807 ns" { 74161:inst|f74161:sub|99 {} Q[6] {} } { 0.000ns 3.531ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.807 ns" { 74161:inst|f74161:sub|99 Q[6] } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "6.807 ns" { 74161:inst|f74161:sub|99 {} Q[6] {} } { 0.000ns 3.531ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|9 A\[0\] CLK 0.632 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|9\" (data pin = \"A\[0\]\", clock pin = \"CLK\") is 0.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.776 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X1_Y4_N31 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X1_Y4_N31; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.450 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns A\[0\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'A\[0\]'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 408 184 352 424 "A\[3..0\]" "" } { 264 352 480 280 "A\[1\]" "" } { 296 352 480 312 "A\[3\]" "" } { 280 352 480 296 "A\[2\]" "" } { 248 352 480 264 "A\[0\]" "" } { 400 352 408 416 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.206 ns) 2.342 ns 74161:inst1\|f74161:sub\|9~feeder 2 COMB LCCOMB_X1_Y4_N30 1 " "Info: 2: + IC(0.996 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X1_Y4_N30; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|9~feeder'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { A[0] 74161:inst1|f74161:sub|9~feeder } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.450 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X1_Y4_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.450 ns; Loc. = LCFF_X1_Y4_N31; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|9~feeder 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 59.35 % ) " "Info: Total cell delay = 1.454 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.65 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { A[0] 74161:inst1|f74161:sub|9~feeder 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { A[0] {} A[0]~combout {} 74161:inst1|f74161:sub|9~feeder {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.996ns 0.000ns } { 0.000ns 1.140ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { A[0] 74161:inst1|f74161:sub|9~feeder 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { A[0] {} A[0]~combout {} 74161:inst1|f74161:sub|9~feeder {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.996ns 0.000ns } { 0.000ns 1.140ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 18:19:38 2020 " "Info: Processing ended: Mon May 11 18:19:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
