// Seed: 823474962
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    output uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    output wand id_14,
    output tri0 id_15,
    output wand id_16,
    output tri1 id_17,
    input supply1 id_18,
    input supply1 id_19
    , id_30,
    input tri0 id_20,
    input wor id_21,
    input tri id_22,
    input supply1 id_23,
    output uwire id_24,
    input wor id_25,
    input tri1 id_26,
    output wand id_27,
    input uwire id_28
);
  wire id_31;
  xnor (
      id_17,
      id_0,
      id_10,
      id_23,
      id_22,
      id_6,
      id_28,
      id_25,
      id_31,
      id_7,
      id_8,
      id_2,
      id_3,
      id_19,
      id_4,
      id_18,
      id_21,
      id_26,
      id_30,
      id_12
  );
  module_0(
      id_31, id_31, id_31
  );
endmodule
