// Module to store up to 16 numbers that are 8 bits long
module register_unit (reset, clock, load, store, load_addr, store_addr, data_out, data_in);

//register size
parameter register_count = 16;
parameter register_size = 8;

//loop variable
integer i;

// 16, 8 bit registers
reg [register_size-1:0] registers [0:register_count-1];
reg [register_size-1:0] datatogoout;


output [register_size-1:0] data_out;

input wire [register_size-1:0] data_in;

input wire clock, reset, load, store;

<<<<<<< HEAD
input wire[3:0] load_addr;

input wire[3:0] store_addr;
=======
input wire [3:0] load_addr;

input wire [3:0] store_addr;
>>>>>>> cfed7b6448cc72ac7389c431e234ecb375d906be

//Only run when we detect a positive clock edge rise
always @(posedge clock) begin

// Reset all register slots back to 0 as well as output value being returned to the outside
if (reset==1) begin
	for (i = 0; i < register_count; i = i+1) begin
		registers[i] <= 0;
	end
	datatogoout <= 0;
end

// Fetch data stored from internal register slot and return it to the outside
if (reset == 0 && load == 1) begin
	datatogoout <= registers[load_addr];
end

<<<<<<< HEAD
// Store data from the outside into an internal register slot
if (reset == 0 && store == 1) begin
	registers[store_addr] <= data_in;
=======
always @(posedge clock) begin

if (reset == 1 && load == 1 && store == 0) begin

		datatogoout <= registers[load_addr];

end

if (reset == 1 && store == 1 && load == 0) begin

		registers[store_addr] = data_in;

>>>>>>> cfed7b6448cc72ac7389c431e234ecb375d906be
end

end

assign data_out = datatogoout;

endmodule
<<<<<<< HEAD
=======

>>>>>>> cfed7b6448cc72ac7389c431e234ecb375d906be
