/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [10:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_37z;
  reg [12:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire [4:0] celloutsig_0_59z;
  reg [20:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [16:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_8z & celloutsig_1_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[7] & celloutsig_0_5z[1]);
  assign celloutsig_0_2z = ~(in_data[47] & celloutsig_0_1z);
  assign celloutsig_0_18z = ~(celloutsig_0_2z & celloutsig_0_12z[9]);
  assign celloutsig_0_28z = ~(_00_ & celloutsig_0_17z[2]);
  assign celloutsig_1_11z = ~celloutsig_1_6z[4];
  assign celloutsig_0_10z = ~celloutsig_0_8z[2];
  assign celloutsig_1_4z = ~((celloutsig_1_3z[2] | celloutsig_1_3z[0]) & celloutsig_1_2z);
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[162];
  assign celloutsig_1_15z = celloutsig_1_4z | in_data[134];
  assign celloutsig_0_0z = in_data[30] ^ in_data[46];
  assign celloutsig_0_56z = celloutsig_0_32z ^ celloutsig_0_50z;
  assign celloutsig_0_15z = celloutsig_0_9z ^ _01_;
  assign celloutsig_1_7z = { celloutsig_1_5z[11:2], celloutsig_1_1z } + { celloutsig_1_6z[4:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_3z[5:0], celloutsig_0_8z } + { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[88:80], celloutsig_0_0z } + { in_data[68:61], celloutsig_0_0z, celloutsig_0_2z };
  reg [8:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 9'h000;
    else _21_ <= { celloutsig_0_5z[15:12], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _02_[8:6], _01_, _02_[4:0] } = _21_;
  reg [10:0] _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 11'h000;
    else _22_ <= celloutsig_0_12z;
  assign { _03_[10:2], _00_, _03_[0] } = _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_12z[7:0], celloutsig_0_26z, celloutsig_0_14z };
  assign celloutsig_0_45z = { celloutsig_0_35z[1], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_30z } & { celloutsig_0_17z[2], celloutsig_0_26z, celloutsig_0_35z };
  assign celloutsig_1_3z = { in_data[183:181], celloutsig_1_2z } & in_data[122:119];
  assign celloutsig_0_23z = { in_data[75:70], celloutsig_0_1z } & { celloutsig_0_8z[3:0], celloutsig_0_22z };
  assign celloutsig_0_40z = celloutsig_0_37z[5:2] === _04_[6:3];
  assign celloutsig_1_8z = { celloutsig_1_5z[8:5], celloutsig_1_2z } === celloutsig_1_7z[5:1];
  assign celloutsig_0_4z = { in_data[63:58], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } <= { celloutsig_0_3z[9:1], celloutsig_0_0z };
  assign celloutsig_0_9z = _02_[3:0] <= { celloutsig_0_3z[4:2], celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_31z[2], celloutsig_0_8z } && { celloutsig_0_3z[6:2], celloutsig_0_21z };
  assign celloutsig_0_91z = { celloutsig_0_39z[0], celloutsig_0_56z, celloutsig_0_44z, celloutsig_0_1z } || { celloutsig_0_59z[2:1], celloutsig_0_45z };
  assign celloutsig_0_59z = celloutsig_0_27z[18:14] % { 1'h1, celloutsig_0_45z[4:2], celloutsig_0_48z };
  assign celloutsig_0_8z = { in_data[59:57], celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, _02_[3:0] };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_17z[9:6] % { 1'h1, celloutsig_1_5z[13:11] };
  assign celloutsig_0_27z = { _02_[4], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_12z } * { in_data[39:24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_31z = { celloutsig_0_12z[8:5], celloutsig_0_13z } * { celloutsig_0_8z[4:2], celloutsig_0_28z, celloutsig_0_28z };
  assign celloutsig_1_5z = celloutsig_1_2z ? { in_data[122:120], celloutsig_1_1z, 1'h1, celloutsig_1_1z, 1'h1, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, 2'h3, celloutsig_1_4z } : { in_data[111:99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_90z = celloutsig_0_8z[4:1] != celloutsig_0_59z[3:0];
  assign celloutsig_1_2z = & in_data[163:147];
  assign celloutsig_0_19z = & { _00_, _03_[7:2] };
  assign celloutsig_0_21z = & { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_3z[3:2] };
  assign celloutsig_0_48z = ~^ celloutsig_0_3z[8:2];
  assign celloutsig_0_50z = ~^ { celloutsig_0_12z[4:3], celloutsig_0_34z };
  assign celloutsig_1_0z = ~^ in_data[156:154];
  assign celloutsig_0_1z = ~^ { in_data[75:70], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = ~^ { _02_[6], _01_, _02_[4] };
  assign celloutsig_0_34z = { celloutsig_0_8z[4:3], celloutsig_0_9z } >> celloutsig_0_22z;
  assign celloutsig_0_37z = celloutsig_0_12z[10:2] >> { celloutsig_0_35z[2], celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_44z = { celloutsig_0_5z[11:9], celloutsig_0_9z, celloutsig_0_40z } >> celloutsig_0_27z[15:11];
  assign celloutsig_0_11z = { celloutsig_0_5z[1], _02_[8:6], _01_, _02_[4:0], celloutsig_0_2z } >> { celloutsig_0_8z[3:2], _02_[8:6], _01_, _02_[4:0] };
  assign celloutsig_0_22z = { in_data[34:33], celloutsig_0_15z } >> { _02_[8], celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_30z = { _02_[6], _01_, _02_[4] } >> celloutsig_0_27z[10:8];
  assign celloutsig_1_17z = { celloutsig_1_5z, celloutsig_1_15z } <<< { in_data[144:140], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_35z = { celloutsig_0_4z, celloutsig_0_30z } - { _02_[2:0], celloutsig_0_32z };
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_2z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_39z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_39z = celloutsig_0_5z[13:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 21'h000000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_17z = { _02_[7:6], _01_, _02_[4:3] };
  assign _02_[5] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
