
C:\Users\Alan\Atollic\TrueSTUDIO\ARM_workspace_7.0\xForce\Debug\xForce.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008c8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a50  08000a50  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000a50  08000a50  00010a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a54  08000a54  00010a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08000a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          000000b0  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000c0  200000c0  00020010  2**0
                  ALLOC
  9 .ARM.attributes 0000002a  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00003d68  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000b99  00000000  00000000  00023da2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000518  00000000  00000000  00024940  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000480  00000000  00000000  00024e58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001e21  00000000  00000000  000252d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001d99  00000000  00000000  000270f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00028e92  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000139c  00000000  00000000  00028f10  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002a2ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a38 	.word	0x08000a38

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08000a38 	.word	0x08000a38

080001c8 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001d8:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <DAC_SetChannel1Data+0x30>)
 80001da:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001dc:	68fa      	ldr	r2, [r7, #12]
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	4413      	add	r3, r2
 80001e2:	3308      	adds	r3, #8
 80001e4:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	461a      	mov	r2, r3
 80001ea:	887b      	ldrh	r3, [r7, #2]
 80001ec:	6013      	str	r3, [r2, #0]
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr
 80001f8:	40007400 	.word	0x40007400

080001fc <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b085      	sub	sp, #20
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
 8000204:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000206:	2300      	movs	r3, #0
 8000208:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000210:	68fa      	ldr	r2, [r7, #12]
 8000212:	4b24      	ldr	r3, [pc, #144]	; (80002a4 <DMA_Init+0xa8>)
 8000214:	4013      	ands	r3, r2
 8000216:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	681a      	ldr	r2, [r3, #0]
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000226:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	699b      	ldr	r3, [r3, #24]
 800022c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	6a1b      	ldr	r3, [r3, #32]
 8000238:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800023e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000244:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000250:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000252:	68fa      	ldr	r2, [r7, #12]
 8000254:	4313      	orrs	r3, r2
 8000256:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	68fa      	ldr	r2, [r7, #12]
 800025c:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	695b      	ldr	r3, [r3, #20]
 8000262:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	f023 0307 	bic.w	r3, r3, #7
 800026a:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800026c:	683b      	ldr	r3, [r7, #0]
 800026e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000274:	4313      	orrs	r3, r2
 8000276:	68fa      	ldr	r2, [r7, #12]
 8000278:	4313      	orrs	r3, r2
 800027a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	68fa      	ldr	r2, [r7, #12]
 8000280:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	691a      	ldr	r2, [r3, #16]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	685a      	ldr	r2, [r3, #4]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	689a      	ldr	r2, [r3, #8]
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	60da      	str	r2, [r3, #12]
}
 800029a:	bf00      	nop
 800029c:	3714      	adds	r7, #20
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr
 80002a4:	f01c803f 	.word	0xf01c803f

080002a8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	460b      	mov	r3, r1
 80002b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002b4:	78fb      	ldrb	r3, [r7, #3]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d006      	beq.n	80002c8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f043 0201 	orr.w	r2, r3, #1
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002c6:	e005      	b.n	80002d4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f023 0201 	bic.w	r2, r3, #1
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	601a      	str	r2, [r3, #0]
  }
}
 80002d4:	bf00      	nop
 80002d6:	370c      	adds	r7, #12
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b085      	sub	sp, #20
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002e8:	2300      	movs	r3, #0
 80002ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	f003 0301 	and.w	r3, r3, #1
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d002      	beq.n	80002fe <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80002f8:	2301      	movs	r3, #1
 80002fa:	73fb      	strb	r3, [r7, #15]
 80002fc:	e001      	b.n	8000302 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80002fe:	2300      	movs	r3, #0
 8000300:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000302:	7bfb      	ldrb	r3, [r7, #15]
}
 8000304:	4618      	mov	r0, r3
 8000306:	3714      	adds	r7, #20
 8000308:	46bd      	mov	sp, r7
 800030a:	bc80      	pop	{r7}
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000310:	b480      	push	{r7}
 8000312:	b087      	sub	sp, #28
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800031a:	2300      	movs	r3, #0
 800031c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800031e:	2300      	movs	r3, #0
 8000320:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	4a14      	ldr	r2, [pc, #80]	; (8000378 <DMA_GetFlagStatus+0x68>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d802      	bhi.n	8000330 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800032a:	4b14      	ldr	r3, [pc, #80]	; (800037c <DMA_GetFlagStatus+0x6c>)
 800032c:	613b      	str	r3, [r7, #16]
 800032e:	e001      	b.n	8000334 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000330:	4b13      	ldr	r3, [pc, #76]	; (8000380 <DMA_GetFlagStatus+0x70>)
 8000332:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800033a:	2b00      	cmp	r3, #0
 800033c:	d003      	beq.n	8000346 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800033e:	693b      	ldr	r3, [r7, #16]
 8000340:	685b      	ldr	r3, [r3, #4]
 8000342:	60fb      	str	r3, [r7, #12]
 8000344:	e002      	b.n	800034c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000346:	693b      	ldr	r3, [r7, #16]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000352:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000356:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	4013      	ands	r3, r2
 800035e:	2b00      	cmp	r3, #0
 8000360:	d002      	beq.n	8000368 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000362:	2301      	movs	r3, #1
 8000364:	75fb      	strb	r3, [r7, #23]
 8000366:	e001      	b.n	800036c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000368:	2300      	movs	r3, #0
 800036a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800036c:	7dfb      	ldrb	r3, [r7, #23]
}
 800036e:	4618      	mov	r0, r3
 8000370:	371c      	adds	r7, #28
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr
 8000378:	4002640f 	.word	0x4002640f
 800037c:	40026000 	.word	0x40026000
 8000380:	40026400 	.word	0x40026400

08000384 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a10      	ldr	r2, [pc, #64]	; (80003d4 <DMA_ClearFlag+0x50>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d802      	bhi.n	800039c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000396:	4b10      	ldr	r3, [pc, #64]	; (80003d8 <DMA_ClearFlag+0x54>)
 8000398:	60fb      	str	r3, [r7, #12]
 800039a:	e001      	b.n	80003a0 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <DMA_ClearFlag+0x58>)
 800039e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d007      	beq.n	80003ba <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003b0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003b4:	68fa      	ldr	r2, [r7, #12]
 80003b6:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003b8:	e006      	b.n	80003c8 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003c0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c4:	68fa      	ldr	r2, [r7, #12]
 80003c6:	6093      	str	r3, [r2, #8]
  }    
}
 80003c8:	bf00      	nop
 80003ca:	3714      	adds	r7, #20
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bc80      	pop	{r7}
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	4002640f 	.word	0x4002640f
 80003d8:	40026000 	.word	0x40026000
 80003dc:	40026400 	.word	0x40026400

080003e0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
 80003e8:	460b      	mov	r3, r1
 80003ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	887a      	ldrh	r2, [r7, #2]
 80003f0:	819a      	strh	r2, [r3, #12]
}
 80003f2:	bf00      	nop
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr

080003fc <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b085      	sub	sp, #20
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	460b      	mov	r3, r1
 8000406:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000408:	2300      	movs	r3, #0
 800040a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	891b      	ldrh	r3, [r3, #8]
 8000410:	b29a      	uxth	r2, r3
 8000412:	887b      	ldrh	r3, [r7, #2]
 8000414:	4013      	ands	r3, r2
 8000416:	b29b      	uxth	r3, r3
 8000418:	2b00      	cmp	r3, #0
 800041a:	d002      	beq.n	8000422 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800041c:	2301      	movs	r3, #1
 800041e:	73fb      	strb	r3, [r7, #15]
 8000420:	e001      	b.n	8000426 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000422:	2300      	movs	r3, #0
 8000424:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000426:	7bfb      	ldrb	r3, [r7, #15]
}
 8000428:	4618      	mov	r0, r3
 800042a:	3714      	adds	r7, #20
 800042c:	46bd      	mov	sp, r7
 800042e:	bc80      	pop	{r7}
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop

08000434 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000434:	f8df d034 	ldr.w	sp, [pc, #52]	; 800046c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000438:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800043a:	e003      	b.n	8000444 <LoopCopyDataInit>

0800043c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800043c:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800043e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000440:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000442:	3104      	adds	r1, #4

08000444 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000444:	480b      	ldr	r0, [pc, #44]	; (8000474 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000446:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000448:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800044a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800044c:	d3f6      	bcc.n	800043c <CopyDataInit>
  ldr  r2, =_sbss
 800044e:	4a0b      	ldr	r2, [pc, #44]	; (800047c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000450:	e002      	b.n	8000458 <LoopFillZerobss>

08000452 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000452:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000454:	f842 3b04 	str.w	r3, [r2], #4

08000458 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000458:	4b09      	ldr	r3, [pc, #36]	; (8000480 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800045a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800045c:	d3f9      	bcc.n	8000452 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800045e:	f000 f841 	bl	80004e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000462:	f000 fac3 	bl	80009ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000466:	f000 fa8b 	bl	8000980 <main>
  bx  lr    
 800046a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800046c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000470:	08000a58 	.word	0x08000a58
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000474:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000478:	20000010 	.word	0x20000010
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800047c:	20000010 	.word	0x20000010
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000480:	200000c0 	.word	0x200000c0

08000484 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000484:	e7fe      	b.n	8000484 <ADC_IRQHandler>
	...

08000488 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000498:	e7fe      	b.n	8000498 <HardFault_Handler+0x4>
 800049a:	bf00      	nop

0800049c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80004a0:	e7fe      	b.n	80004a0 <MemManage_Handler+0x4>
 80004a2:	bf00      	nop

080004a4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80004a8:	e7fe      	b.n	80004a8 <BusFault_Handler+0x4>
 80004aa:	bf00      	nop

080004ac <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80004b0:	e7fe      	b.n	80004b0 <UsageFault_Handler+0x4>
 80004b2:	bf00      	nop

080004b4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
}
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr

080004c0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
}
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr

080004cc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
}
 80004d0:	bf00      	nop
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bc80      	pop	{r7}
 80004d6:	4770      	bx	lr

080004d8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004e8:	4a12      	ldr	r2, [pc, #72]	; (8000534 <SystemInit+0x50>)
 80004ea:	4b12      	ldr	r3, [pc, #72]	; (8000534 <SystemInit+0x50>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f043 0301 	orr.w	r3, r3, #1
 80004f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <SystemInit+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80004fa:	4a0e      	ldr	r2, [pc, #56]	; (8000534 <SystemInit+0x50>)
 80004fc:	4b0d      	ldr	r3, [pc, #52]	; (8000534 <SystemInit+0x50>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000508:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800050a:	4b0a      	ldr	r3, [pc, #40]	; (8000534 <SystemInit+0x50>)
 800050c:	4a0a      	ldr	r2, [pc, #40]	; (8000538 <SystemInit+0x54>)
 800050e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000510:	4a08      	ldr	r2, [pc, #32]	; (8000534 <SystemInit+0x50>)
 8000512:	4b08      	ldr	r3, [pc, #32]	; (8000534 <SystemInit+0x50>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800051a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800051c:	4b05      	ldr	r3, [pc, #20]	; (8000534 <SystemInit+0x50>)
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000522:	f000 f80d 	bl	8000540 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000526:	4b05      	ldr	r3, [pc, #20]	; (800053c <SystemInit+0x58>)
 8000528:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800052c:	609a      	str	r2, [r3, #8]
#endif
}
 800052e:	bf00      	nop
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40023800 	.word	0x40023800
 8000538:	24003010 	.word	0x24003010
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000546:	2300      	movs	r3, #0
 8000548:	607b      	str	r3, [r7, #4]
 800054a:	2300      	movs	r3, #0
 800054c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800054e:	4a35      	ldr	r2, [pc, #212]	; (8000624 <SetSysClock+0xe4>)
 8000550:	4b34      	ldr	r3, [pc, #208]	; (8000624 <SetSysClock+0xe4>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000558:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800055a:	4b32      	ldr	r3, [pc, #200]	; (8000624 <SetSysClock+0xe4>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000562:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	3301      	adds	r3, #1
 8000568:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d103      	bne.n	8000578 <SetSysClock+0x38>
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000576:	d1f0      	bne.n	800055a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000578:	4b2a      	ldr	r3, [pc, #168]	; (8000624 <SetSysClock+0xe4>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000580:	2b00      	cmp	r3, #0
 8000582:	d002      	beq.n	800058a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000584:	2301      	movs	r3, #1
 8000586:	603b      	str	r3, [r7, #0]
 8000588:	e001      	b.n	800058e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800058a:	2300      	movs	r3, #0
 800058c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	2b01      	cmp	r3, #1
 8000592:	d142      	bne.n	800061a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000594:	4a23      	ldr	r2, [pc, #140]	; (8000624 <SetSysClock+0xe4>)
 8000596:	4b23      	ldr	r3, [pc, #140]	; (8000624 <SetSysClock+0xe4>)
 8000598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800059a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800059e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80005a0:	4a21      	ldr	r2, [pc, #132]	; (8000628 <SetSysClock+0xe8>)
 80005a2:	4b21      	ldr	r3, [pc, #132]	; (8000628 <SetSysClock+0xe8>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005aa:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80005ac:	4a1d      	ldr	r2, [pc, #116]	; (8000624 <SetSysClock+0xe4>)
 80005ae:	4b1d      	ldr	r3, [pc, #116]	; (8000624 <SetSysClock+0xe4>)
 80005b0:	689b      	ldr	r3, [r3, #8]
 80005b2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80005b4:	4a1b      	ldr	r2, [pc, #108]	; (8000624 <SetSysClock+0xe4>)
 80005b6:	4b1b      	ldr	r3, [pc, #108]	; (8000624 <SetSysClock+0xe4>)
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005be:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80005c0:	4a18      	ldr	r2, [pc, #96]	; (8000624 <SetSysClock+0xe4>)
 80005c2:	4b18      	ldr	r3, [pc, #96]	; (8000624 <SetSysClock+0xe4>)
 80005c4:	689b      	ldr	r3, [r3, #8]
 80005c6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80005ca:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80005cc:	4b15      	ldr	r3, [pc, #84]	; (8000624 <SetSysClock+0xe4>)
 80005ce:	4a17      	ldr	r2, [pc, #92]	; (800062c <SetSysClock+0xec>)
 80005d0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80005d2:	4a14      	ldr	r2, [pc, #80]	; (8000624 <SetSysClock+0xe4>)
 80005d4:	4b13      	ldr	r3, [pc, #76]	; (8000624 <SetSysClock+0xe4>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005dc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80005de:	bf00      	nop
 80005e0:	4b10      	ldr	r3, [pc, #64]	; (8000624 <SetSysClock+0xe4>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d0f9      	beq.n	80005e0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80005ec:	4b10      	ldr	r3, [pc, #64]	; (8000630 <SetSysClock+0xf0>)
 80005ee:	f240 6205 	movw	r2, #1541	; 0x605
 80005f2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80005f4:	4a0b      	ldr	r2, [pc, #44]	; (8000624 <SetSysClock+0xe4>)
 80005f6:	4b0b      	ldr	r3, [pc, #44]	; (8000624 <SetSysClock+0xe4>)
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	f023 0303 	bic.w	r3, r3, #3
 80005fe:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000600:	4a08      	ldr	r2, [pc, #32]	; (8000624 <SetSysClock+0xe4>)
 8000602:	4b08      	ldr	r3, [pc, #32]	; (8000624 <SetSysClock+0xe4>)
 8000604:	689b      	ldr	r3, [r3, #8]
 8000606:	f043 0302 	orr.w	r3, r3, #2
 800060a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800060c:	bf00      	nop
 800060e:	4b05      	ldr	r3, [pc, #20]	; (8000624 <SetSysClock+0xe4>)
 8000610:	689b      	ldr	r3, [r3, #8]
 8000612:	f003 030c 	and.w	r3, r3, #12
 8000616:	2b08      	cmp	r3, #8
 8000618:	d1f9      	bne.n	800060e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr
 8000624:	40023800 	.word	0x40023800
 8000628:	40007000 	.word	0x40007000
 800062c:	07405408 	.word	0x07405408
 8000630:	40023c00 	.word	0x40023c00

08000634 <TM_DISCO_LedInit>:
#include "tm_stm32f4_disco.h"

/* Button pressed status for onpressed/onreleased events */
static volatile uint8_t TM_INT_DISCO_ButtonPressed = 0;

void TM_DISCO_LedInit(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af02      	add	r7, sp, #8
	/* Set pins as output */
	TM_GPIO_Init(TM_DISCO_LED_PORT, LED_ALL, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High);
 800063a:	2303      	movs	r3, #3
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	2300      	movs	r3, #0
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	2300      	movs	r3, #0
 8000644:	2201      	movs	r2, #1
 8000646:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800064a:	4805      	ldr	r0, [pc, #20]	; (8000660 <TM_DISCO_LedInit+0x2c>)
 800064c:	f000 f81c 	bl	8000688 <TM_GPIO_Init>
	
	/* Turn leds off */
	TM_DISCO_LedOff(LED_ALL);
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <TM_DISCO_LedInit+0x2c>)
 8000652:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8000656:	835a      	strh	r2, [r3, #26]
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40020c00 	.word	0x40020c00

08000664 <TM_DISCO_ButtonInit>:

void TM_DISCO_ButtonInit(void) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af02      	add	r7, sp, #8
	/* Set pin as input */
	TM_GPIO_Init(TM_DISCO_BUTTON_PORT, TM_DISCO_BUTTON_PIN, TM_GPIO_Mode_IN, TM_GPIO_OType_PP, TM_DISCO_BUTTON_PULL, TM_GPIO_Speed_Low);
 800066a:	2300      	movs	r3, #0
 800066c:	9301      	str	r3, [sp, #4]
 800066e:	2302      	movs	r3, #2
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2300      	movs	r3, #0
 8000674:	2200      	movs	r2, #0
 8000676:	2101      	movs	r1, #1
 8000678:	4802      	ldr	r0, [pc, #8]	; (8000684 <TM_DISCO_ButtonInit+0x20>)
 800067a:	f000 f805 	bl	8000688 <TM_GPIO_Init>
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40020000 	.word	0x40020000

08000688 <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	4608      	mov	r0, r1
 8000692:	4611      	mov	r1, r2
 8000694:	461a      	mov	r2, r3
 8000696:	4603      	mov	r3, r0
 8000698:	807b      	strh	r3, [r7, #2]
 800069a:	460b      	mov	r3, r1
 800069c:	707b      	strb	r3, [r7, #1]
 800069e:	4613      	mov	r3, r2
 80006a0:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 80006a2:	887b      	ldrh	r3, [r7, #2]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d00e      	beq.n	80006c6 <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f000 f821 	bl	80006f0 <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80006ae:	7838      	ldrb	r0, [r7, #0]
 80006b0:	787a      	ldrb	r2, [r7, #1]
 80006b2:	8879      	ldrh	r1, [r7, #2]
 80006b4:	7d3b      	ldrb	r3, [r7, #20]
 80006b6:	9301      	str	r3, [sp, #4]
 80006b8:	7c3b      	ldrb	r3, [r7, #16]
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	4603      	mov	r3, r0
 80006be:	6878      	ldr	r0, [r7, #4]
 80006c0:	f000 f82e 	bl	8000720 <TM_GPIO_INT_Init>
 80006c4:	e000      	b.n	80006c8 <TM_GPIO_Init+0x40>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
	/* Check input */
	if (GPIO_Pin == 0x00) {
		return;
 80006c6:	bf00      	nop
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop

080006d0 <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 80006de:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 80006e2:	0a9b      	lsrs	r3, r3, #10
 80006e4:	b29b      	uxth	r3, r3
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ffe9 	bl	80006d0 <TM_GPIO_GetPortSource>
 80006fe:	4603      	mov	r3, r0
 8000700:	461a      	mov	r2, r3
 8000702:	2301      	movs	r3, #1
 8000704:	fa03 f102 	lsl.w	r1, r3, r2
 8000708:	4a04      	ldr	r2, [pc, #16]	; (800071c <TM_GPIO_INT_EnableClock+0x2c>)
 800070a:	4b04      	ldr	r3, [pc, #16]	; (800071c <TM_GPIO_INT_EnableClock+0x2c>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	430b      	orrs	r3, r1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800

08000720 <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	4608      	mov	r0, r1
 800072a:	4611      	mov	r1, r2
 800072c:	461a      	mov	r2, r3
 800072e:	4603      	mov	r3, r0
 8000730:	807b      	strh	r3, [r7, #2]
 8000732:	460b      	mov	r3, r1
 8000734:	707b      	strb	r3, [r7, #1]
 8000736:	4613      	mov	r3, r2
 8000738:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f7ff ffc8 	bl	80006d0 <TM_GPIO_GetPortSource>
 8000740:	4603      	mov	r3, r0
 8000742:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8000744:	2300      	movs	r3, #0
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	e067      	b.n	800081a <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 800074a:	887a      	ldrh	r2, [r7, #2]
 800074c:	7bfb      	ldrb	r3, [r7, #15]
 800074e:	fa42 f303 	asr.w	r3, r2, r3
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	2b00      	cmp	r3, #0
 8000758:	d05b      	beq.n	8000812 <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 800075a:	7bbb      	ldrb	r3, [r7, #14]
 800075c:	7bba      	ldrb	r2, [r7, #14]
 800075e:	4932      	ldr	r1, [pc, #200]	; (8000828 <TM_GPIO_INT_Init+0x108>)
 8000760:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000764:	b211      	sxth	r1, r2
 8000766:	7bfa      	ldrb	r2, [r7, #15]
 8000768:	2001      	movs	r0, #1
 800076a:	fa00 f202 	lsl.w	r2, r0, r2
 800076e:	b212      	sxth	r2, r2
 8000770:	430a      	orrs	r2, r1
 8000772:	b212      	sxth	r2, r2
 8000774:	b291      	uxth	r1, r2
 8000776:	4a2c      	ldr	r2, [pc, #176]	; (8000828 <TM_GPIO_INT_Init+0x108>)
 8000778:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	7bfa      	ldrb	r2, [r7, #15]
 8000782:	0052      	lsls	r2, r2, #1
 8000784:	2103      	movs	r1, #3
 8000786:	fa01 f202 	lsl.w	r2, r1, r2
 800078a:	43d2      	mvns	r2, r2
 800078c:	4013      	ands	r3, r2
 800078e:	7e39      	ldrb	r1, [r7, #24]
 8000790:	7bfa      	ldrb	r2, [r7, #15]
 8000792:	0052      	lsls	r2, r2, #1
 8000794:	fa01 f202 	lsl.w	r2, r1, r2
 8000798:	431a      	orrs	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	2103      	movs	r1, #3
 80007a8:	fa01 f303 	lsl.w	r3, r1, r3
 80007ac:	43db      	mvns	r3, r3
 80007ae:	4013      	ands	r3, r2
 80007b0:	7879      	ldrb	r1, [r7, #1]
 80007b2:	7bfa      	ldrb	r2, [r7, #15]
 80007b4:	0052      	lsls	r2, r2, #1
 80007b6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ba:	431a      	orrs	r2, r3
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 80007c0:	787b      	ldrb	r3, [r7, #1]
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d002      	beq.n	80007cc <TM_GPIO_INT_Init+0xac>
 80007c6:	787b      	ldrb	r3, [r7, #1]
 80007c8:	2b02      	cmp	r3, #2
 80007ca:	d123      	bne.n	8000814 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	7bfa      	ldrb	r2, [r7, #15]
 80007d2:	2101      	movs	r1, #1
 80007d4:	fa01 f202 	lsl.w	r2, r1, r2
 80007d8:	b292      	uxth	r2, r2
 80007da:	43d2      	mvns	r2, r2
 80007dc:	401a      	ands	r2, r3
 80007de:	7839      	ldrb	r1, [r7, #0]
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	fa01 f303 	lsl.w	r3, r1, r3
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	431a      	orrs	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	689a      	ldr	r2, [r3, #8]
 80007f2:	7bfb      	ldrb	r3, [r7, #15]
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	2103      	movs	r1, #3
 80007f8:	fa01 f303 	lsl.w	r3, r1, r3
 80007fc:	43db      	mvns	r3, r3
 80007fe:	4013      	ands	r3, r2
 8000800:	7f39      	ldrb	r1, [r7, #28]
 8000802:	7bfa      	ldrb	r2, [r7, #15]
 8000804:	0052      	lsls	r2, r2, #1
 8000806:	fa01 f202 	lsl.w	r2, r1, r2
 800080a:	431a      	orrs	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	e000      	b.n	8000814 <TM_GPIO_INT_Init+0xf4>
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
 8000812:	bf00      	nop
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8000814:	7bfb      	ldrb	r3, [r7, #15]
 8000816:	3301      	adds	r3, #1
 8000818:	73fb      	strb	r3, [r7, #15]
 800081a:	7bfb      	ldrb	r3, [r7, #15]
 800081c:	2b0f      	cmp	r3, #15
 800081e:	d994      	bls.n	800074a <TM_GPIO_INT_Init+0x2a>
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
		}
	}
}
 8000820:	bf00      	nop
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000002c 	.word	0x2000002c

0800082c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000830:	4b37      	ldr	r3, [pc, #220]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	4b37      	ldr	r3, [pc, #220]	; (8000914 <Audio_MAL_IRQHandler+0xe8>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4619      	mov	r1, r3
 800083a:	4610      	mov	r0, r2
 800083c:	f7ff fd68 	bl	8000310 <DMA_GetFlagStatus>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d062      	beq.n	800090c <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000846:	4b34      	ldr	r3, [pc, #208]	; (8000918 <Audio_MAL_IRQHandler+0xec>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d04a      	beq.n	80008e4 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800084e:	bf00      	nop
 8000850:	4b2f      	ldr	r3, [pc, #188]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fd43 	bl	80002e0 <DMA_GetCmdStatus>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d1f7      	bne.n	8000850 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000860:	4b2b      	ldr	r3, [pc, #172]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b2b      	ldr	r3, [pc, #172]	; (8000914 <Audio_MAL_IRQHandler+0xe8>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4619      	mov	r1, r3
 800086a:	4610      	mov	r0, r2
 800086c:	f7ff fd8a 	bl	8000384 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000870:	4b2a      	ldr	r3, [pc, #168]	; (800091c <Audio_MAL_IRQHandler+0xf0>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	4b2a      	ldr	r3, [pc, #168]	; (8000920 <Audio_MAL_IRQHandler+0xf4>)
 8000878:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800087a:	4b27      	ldr	r3, [pc, #156]	; (8000918 <Audio_MAL_IRQHandler+0xec>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000882:	4293      	cmp	r3, r2
 8000884:	bf28      	it	cs
 8000886:	4613      	movcs	r3, r2
 8000888:	4a25      	ldr	r2, [pc, #148]	; (8000920 <Audio_MAL_IRQHandler+0xf4>)
 800088a:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 800088c:	4b20      	ldr	r3, [pc, #128]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4923      	ldr	r1, [pc, #140]	; (8000920 <Audio_MAL_IRQHandler+0xf4>)
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff fcb2 	bl	80001fc <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000898:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2101      	movs	r1, #1
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fd02 	bl	80002a8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80008a4:	4b1d      	ldr	r3, [pc, #116]	; (800091c <Audio_MAL_IRQHandler+0xf0>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4b1b      	ldr	r3, [pc, #108]	; (8000918 <Audio_MAL_IRQHandler+0xec>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80008b0:	428b      	cmp	r3, r1
 80008b2:	bf28      	it	cs
 80008b4:	460b      	movcs	r3, r1
 80008b6:	005b      	lsls	r3, r3, #1
 80008b8:	4413      	add	r3, r2
 80008ba:	4a18      	ldr	r2, [pc, #96]	; (800091c <Audio_MAL_IRQHandler+0xf0>)
 80008bc:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80008be:	4b16      	ldr	r3, [pc, #88]	; (8000918 <Audio_MAL_IRQHandler+0xec>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	4b15      	ldr	r3, [pc, #84]	; (8000918 <Audio_MAL_IRQHandler+0xec>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80008ca:	428b      	cmp	r3, r1
 80008cc:	bf28      	it	cs
 80008ce:	460b      	movcs	r3, r1
 80008d0:	1ad3      	subs	r3, r2, r3
 80008d2:	4a11      	ldr	r2, [pc, #68]	; (8000918 <Audio_MAL_IRQHandler+0xec>)
 80008d4:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 80008d6:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2101      	movs	r1, #1
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fce3 	bl	80002a8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80008e2:	e013      	b.n	800090c <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 80008e4:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff fcdc 	bl	80002a8 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 80008f0:	4b07      	ldr	r3, [pc, #28]	; (8000910 <Audio_MAL_IRQHandler+0xe4>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	4b07      	ldr	r3, [pc, #28]	; (8000914 <Audio_MAL_IRQHandler+0xe8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4619      	mov	r1, r3
 80008fa:	4610      	mov	r0, r2
 80008fc:	f7ff fd42 	bl	8000384 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <Audio_MAL_IRQHandler+0xf0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f85e 	bl	80009c8 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000008 	.word	0x20000008
 8000914:	2000000c 	.word	0x2000000c
 8000918:	20000000 	.word	0x20000000
 800091c:	20000044 	.word	0x20000044
 8000920:	20000084 	.word	0x20000084

08000924 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000928:	f7ff ff80 	bl	800082c <Audio_MAL_IRQHandler>
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}

08000930 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000934:	f7ff ff7a 	bl	800082c <Audio_MAL_IRQHandler>
}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}

0800093c <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000940:	2102      	movs	r1, #2
 8000942:	480d      	ldr	r0, [pc, #52]	; (8000978 <SPI3_IRQHandler+0x3c>)
 8000944:	f7ff fd5a 	bl	80003fc <SPI_I2S_GetFlagStatus>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d011      	beq.n	8000972 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <SPI3_IRQHandler+0x40>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b02      	cmp	r3, #2
 8000954:	d106      	bne.n	8000964 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000956:	f000 f841 	bl	80009dc <EVAL_AUDIO_GetSampleCallBack>
 800095a:	4603      	mov	r3, r0
 800095c:	4619      	mov	r1, r3
 800095e:	2004      	movs	r0, #4
 8000960:	f7ff fc32 	bl	80001c8 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000964:	f000 f83a 	bl	80009dc <EVAL_AUDIO_GetSampleCallBack>
 8000968:	4603      	mov	r3, r0
 800096a:	4619      	mov	r1, r3
 800096c:	4802      	ldr	r0, [pc, #8]	; (8000978 <SPI3_IRQHandler+0x3c>)
 800096e:	f7ff fd37 	bl	80003e0 <SPI_I2S_SendData>
  }
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40003c00 	.word	0x40003c00
 800097c:	20000004 	.word	0x20000004

08000980 <main>:
#include "stm32f4xx.h"
#include "defines.h"
#include "tm_stm32f4_disco.h"

int main(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
    /* Initialize System */
    SystemInit();
 8000984:	f7ff fdae 	bl	80004e4 <SystemInit>

    /* Initialize leds on board */
    TM_DISCO_LedInit();
 8000988:	f7ff fe54 	bl	8000634 <TM_DISCO_LedInit>

    /* Initialize button on board */
    TM_DISCO_ButtonInit();
 800098c:	f7ff fe6a 	bl	8000664 <TM_DISCO_ButtonInit>

    while(1) {
        /* If button pressed */
        if (TM_DISCO_ButtonPressed()) {
 8000990:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <main+0x40>)
 8000992:	691b      	ldr	r3, [r3, #16]
 8000994:	f003 0301 	and.w	r3, r3, #1
 8000998:	2b00      	cmp	r3, #0
 800099a:	d008      	beq.n	80009ae <main+0x2e>
            /* Turn on leds */
            TM_DISCO_LedOn(LED_RED | LED_GREEN);
 800099c:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <main+0x44>)
 800099e:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
 80009a2:	831a      	strh	r2, [r3, #24]
            TM_DISCO_LedOff(LED_ORANGE | LED_BLUE);
 80009a4:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <main+0x44>)
 80009a6:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80009aa:	835a      	strh	r2, [r3, #26]
 80009ac:	e7f0      	b.n	8000990 <main+0x10>
        } else {
            /* Turn off leds */
            TM_DISCO_LedOn(LED_ORANGE | LED_BLUE);
 80009ae:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <main+0x44>)
 80009b0:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80009b4:	831a      	strh	r2, [r3, #24]
            TM_DISCO_LedOff(LED_RED | LED_GREEN);
 80009b6:	4b03      	ldr	r3, [pc, #12]	; (80009c4 <main+0x44>)
 80009b8:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
 80009bc:	835a      	strh	r2, [r3, #26]
        }
    }
 80009be:	e7e7      	b.n	8000990 <main+0x10>
 80009c0:	40020000 	.word	0x40020000
 80009c4:	40020c00 	.word	0x40020c00

080009c8 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  return;
 80009d2:	bf00      	nop
}
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  return -1;
 80009e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <__libc_init_array>:
 80009ec:	b570      	push	{r4, r5, r6, lr}
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <__libc_init_array+0x3c>)
 80009f0:	4c0e      	ldr	r4, [pc, #56]	; (8000a2c <__libc_init_array+0x40>)
 80009f2:	1ae4      	subs	r4, r4, r3
 80009f4:	10a4      	asrs	r4, r4, #2
 80009f6:	2500      	movs	r5, #0
 80009f8:	461e      	mov	r6, r3
 80009fa:	42a5      	cmp	r5, r4
 80009fc:	d004      	beq.n	8000a08 <__libc_init_array+0x1c>
 80009fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a02:	4798      	blx	r3
 8000a04:	3501      	adds	r5, #1
 8000a06:	e7f8      	b.n	80009fa <__libc_init_array+0xe>
 8000a08:	f000 f816 	bl	8000a38 <_init>
 8000a0c:	4c08      	ldr	r4, [pc, #32]	; (8000a30 <__libc_init_array+0x44>)
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <__libc_init_array+0x48>)
 8000a10:	1ae4      	subs	r4, r4, r3
 8000a12:	10a4      	asrs	r4, r4, #2
 8000a14:	2500      	movs	r5, #0
 8000a16:	461e      	mov	r6, r3
 8000a18:	42a5      	cmp	r5, r4
 8000a1a:	d004      	beq.n	8000a26 <__libc_init_array+0x3a>
 8000a1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a20:	4798      	blx	r3
 8000a22:	3501      	adds	r5, #1
 8000a24:	e7f8      	b.n	8000a18 <__libc_init_array+0x2c>
 8000a26:	bd70      	pop	{r4, r5, r6, pc}
 8000a28:	08000a50 	.word	0x08000a50
 8000a2c:	08000a50 	.word	0x08000a50
 8000a30:	08000a54 	.word	0x08000a54
 8000a34:	08000a50 	.word	0x08000a50

08000a38 <_init>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	bf00      	nop
 8000a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a3e:	bc08      	pop	{r3}
 8000a40:	469e      	mov	lr, r3
 8000a42:	4770      	bx	lr

08000a44 <_fini>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	bf00      	nop
 8000a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4a:	bc08      	pop	{r3}
 8000a4c:	469e      	mov	lr, r3
 8000a4e:	4770      	bx	lr
