Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Feb 13 10:39:57 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controlUnit_timing_summary_routed.rpt -pb controlUnit_timing_summary_routed.pb -rpx controlUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : controlUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.754        0.000                      0                  115        0.190        0.000                      0                  115        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.754        0.000                      0                  115        0.190        0.000                      0                  115        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.952ns (19.980%)  route 3.813ns (80.020%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.985    10.080    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600    15.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.833    debouncerInput/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.952ns (19.980%)  route 3.813ns (80.020%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.985    10.080    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600    15.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.833    debouncerInput/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.952ns (19.980%)  route 3.813ns (80.020%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.985    10.080    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600    15.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.833    debouncerInput/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.952ns (19.980%)  route 3.813ns (80.020%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.985    10.080    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600    15.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.833    debouncerInput/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.952ns (20.588%)  route 3.672ns (79.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.939    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599    15.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    debouncerInput/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.952ns (20.588%)  route 3.672ns (79.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.939    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599    15.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    debouncerInput/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.952ns (20.588%)  route 3.672ns (79.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.939    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599    15.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    debouncerInput/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.952ns (20.588%)  route 3.672ns (79.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.939    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599    15.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[8]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    debouncerInput/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.952ns (21.282%)  route 3.521ns (78.718%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.694     9.788    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.598    15.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[10]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    debouncerInput/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.952ns (21.282%)  route 3.521ns (78.718%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.657    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.124     6.781 f  debouncerInput/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.926     7.706    debouncerInput/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.830 f  debouncerInput/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.433     8.263    debouncerInput/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.387 f  debouncerInput/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.583     8.970    debouncerInput/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.124     9.094 r  debouncerInput/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.694     9.788    debouncerInput/deb.count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.598    15.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    debouncerInput/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    riconoscitore/CLK
    SLICE_X1Y69          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  riconoscitore/FSM_onehot_statoCorrente_reg[4]/Q
                         net (fo=1, routed)           0.054     1.698    riconoscitore/out1[0]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.099     1.797 r  riconoscitore/FSM_onehot_statoCorrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    riconoscitore/FSM_onehot_statoCorrente[0]_i_1_n_0
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    riconoscitore/CLK
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDSE (Hold_fdse_C_D)         0.091     1.606    riconoscitore/FSM_onehot_statoCorrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.824    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  debouncerInput/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    debouncerInput/deb.count[0]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.091     1.605    debouncerInput/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 debouncerInput/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  debouncerInput/CLEARED_BTN_reg/Q
                         net (fo=10, routed)          0.180     1.835    debouncerInput/E[0]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  debouncerInput/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.880    debouncerInput/CLEARED_BTN_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     1.604    debouncerInput/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debouncerInput/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.792    debouncerInput/deb.count_reg_n_0_[11]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  debouncerInput/deb.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    debouncerInput/data0[11]
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.870     2.035    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    debouncerInput/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  debouncerInput/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debouncerInput/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.791    debouncerInput/deb.count_reg_n_0_[15]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  debouncerInput/deb.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    debouncerInput/data0[15]
    SLICE_X0Y67          FDRE                                         r  debouncerInput/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  debouncerInput/deb.count_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    debouncerInput/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  debouncerInput/deb.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  debouncerInput/deb.count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.788    debouncerInput/deb.count_reg_n_0_[27]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  debouncerInput/deb.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    debouncerInput/data0[27]
    SLICE_X0Y70          FDRE                                         r  debouncerInput/deb.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  debouncerInput/deb.count_reg[27]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    debouncerInput/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.600     1.519    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debouncerInput/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.793    debouncerInput/deb.count_reg_n_0_[7]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  debouncerInput/deb.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    debouncerInput/data0[7]
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.036    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    debouncerInput/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.600     1.519    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debouncerInput/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.793    debouncerInput/deb.count_reg_n_0_[3]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  debouncerInput/deb.count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    debouncerInput/data0[3]
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.872     2.037    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    debouncerInput/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  debouncerInput/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  debouncerInput/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.789    debouncerInput/deb.count_reg_n_0_[23]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  debouncerInput/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    debouncerInput/data0[23]
    SLICE_X0Y69          FDRE                                         r  debouncerInput/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  debouncerInput/deb.count_reg[23]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.620    debouncerInput/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  debouncerInput/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  debouncerInput/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.134     1.788    debouncerInput/deb.count_reg_n_0_[31]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  debouncerInput/deb.count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.899    debouncerInput/data0[31]
    SLICE_X0Y71          FDRE                                         r  debouncerInput/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  debouncerInput/deb.count_reg[31]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    debouncerInput/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     debouncerInput/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     debouncerInput/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     debouncerInput/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     debouncerInput/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     debouncerInput/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     debouncerInput/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     debouncerInput/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     debouncerInput/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     debouncerInput/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     debouncerInput/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     debouncerInput/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     debouncerInput/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     debouncerInput/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     debouncerInput/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     debouncerInput/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 4.023ns (63.901%)  route 2.273ns (36.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.708     5.311    riconoscitore/CLK
    SLICE_X1Y72          FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  riconoscitore/y_reg/Q
                         net (fo=1, routed)           2.273     8.040    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567    11.607 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.607    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.025ns (66.066%)  route 2.067ns (33.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.716     5.319    riconoscitore/CLK
    SLICE_X1Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.067     7.842    lopt_2
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.411 r  stateLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.411    stateLed[4]
    V11                                                               r  stateLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 4.010ns (67.405%)  route 1.939ns (32.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.716     5.319    riconoscitore/CLK
    SLICE_X1Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.939     7.714    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.268 r  stateLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.268    stateLed[2]
    V14                                                               r  stateLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.026ns (67.739%)  route 1.918ns (32.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.714     5.317    riconoscitore/CLK
    SLICE_X1Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.918     7.690    lopt_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.261 r  stateLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.261    stateLed[3]
    V12                                                               r  stateLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 4.008ns (70.341%)  route 1.690ns (29.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.714     5.317    riconoscitore/CLK
    SLICE_X1Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/Q
                         net (fo=4, routed)           1.690     7.463    stateLed_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.014 r  stateLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.014    stateLed[1]
    V15                                                               r  stateLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.542ns  (logic 3.987ns (71.950%)  route 1.554ns (28.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.316    riconoscitore/CLK
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDSE (Prop_fdse_C_Q)         0.456     5.772 r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/Q
                         net (fo=4, routed)           1.554     7.326    stateLed_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.531    10.858 r  stateLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.858    stateLed[0]
    T16                                                               r  stateLed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.373ns (81.704%)  route 0.307ns (18.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    riconoscitore/CLK
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/Q
                         net (fo=4, routed)           0.307     1.964    stateLed_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.196 r  stateLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.196    stateLed[0]
    T16                                                               r  stateLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.393ns (79.702%)  route 0.355ns (20.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.516    riconoscitore/CLK
    SLICE_X1Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/Q
                         net (fo=4, routed)           0.355     2.012    stateLed_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.265 r  stateLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.265    stateLed[1]
    V15                                                               r  stateLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.396ns (75.449%)  route 0.454ns (24.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    riconoscitore/CLK
    SLICE_X1Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.454     2.113    lopt
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.367 r  stateLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.367    stateLed[2]
    V14                                                               r  stateLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.412ns (76.093%)  route 0.444ns (23.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.516    riconoscitore/CLK
    SLICE_X1Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.444     2.101    lopt_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.372 r  stateLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    stateLed[3]
    V12                                                               r  stateLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.410ns (74.045%)  route 0.494ns (25.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    riconoscitore/CLK
    SLICE_X1Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.494     2.153    lopt_2
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.422 r  stateLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.422    stateLed[4]
    V11                                                               r  stateLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.409ns (69.891%)  route 0.607ns (30.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    riconoscitore/CLK
    SLICE_X1Y72          FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  riconoscitore/y_reg/Q
                         net (fo=1, routed)           0.607     2.261    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.529 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.529    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.638ns (29.553%)  route 3.904ns (70.447%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.579     5.542    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600     5.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.638ns (29.553%)  route 3.904ns (70.447%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.579     5.542    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600     5.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.638ns (29.553%)  route 3.904ns (70.447%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.579     5.542    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600     5.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.638ns (29.553%)  route 3.904ns (70.447%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.579     5.542    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.600     5.023    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  debouncerInput/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 1.638ns (30.318%)  route 3.764ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.439     5.402    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599     5.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 1.638ns (30.318%)  route 3.764ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.439     5.402    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599     5.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 1.638ns (30.318%)  route 3.764ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.439     5.402    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599     5.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[7]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 1.638ns (30.318%)  route 3.764ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.439     5.402    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.599     5.022    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  debouncerInput/deb.count_reg[8]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.638ns (31.182%)  route 3.615ns (68.818%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.289     5.252    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.598     5.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[10]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.638ns (31.182%)  route 3.615ns (68.818%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=15, routed)          2.325     3.811    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.152     3.963 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.289     5.252    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.598     5.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  debouncerInput/deb.count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnInput
                            (input port)
  Destination:            debouncerInput/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.280ns (36.757%)  route 0.482ns (63.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnInput (IN)
                         net (fo=0)                   0.000     0.000    btnInput
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnInput_IBUF_inst/O
                         net (fo=3, routed)           0.482     0.718    debouncerInput/btnInput_IBUF
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.763 r  debouncerInput/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.763    debouncerInput/CLEARED_BTN_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnInput
                            (input port)
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.278ns (33.268%)  route 0.558ns (66.732%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnInput (IN)
                         net (fo=0)                   0.000     0.000    btnInput
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnInput_IBUF_inst/O
                         net (fo=3, routed)           0.558     0.794    debouncerInput/btnInput_IBUF
    SLICE_X1Y71          LUT5 (Prop_lut5_I0_O)        0.043     0.837 r  debouncerInput/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.837    debouncerInput/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnInput
                            (input port)
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.280ns (33.427%)  route 0.558ns (66.573%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnInput (IN)
                         net (fo=0)                   0.000     0.000    btnInput
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnInput_IBUF_inst/O
                         net (fo=3, routed)           0.558     0.794    debouncerInput/btnInput_IBUF
    SLICE_X1Y71          LUT5 (Prop_lut5_I2_O)        0.045     0.839 r  debouncerInput/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.839    debouncerInput/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            riconoscitore/y_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.254ns (25.944%)  route 0.724ns (74.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=15, routed)          0.724     0.977    riconoscitore/in2
    SLICE_X1Y72          FDRE                                         r  riconoscitore/y_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    riconoscitore/CLK
    SLICE_X1Y72          FDRE                                         r  riconoscitore/y_reg/C

Slack:                    inf
  Source:                 switchMode
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.292ns (29.295%)  route 0.706ns (70.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switchMode (IN)
                         net (fo=0)                   0.000     0.000    switchMode
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switchMode_IBUF_inst/O
                         net (fo=4, routed)           0.706     0.953    riconoscitore/switchMode_IBUF
    SLICE_X1Y69          LUT5 (Prop_lut5_I3_O)        0.045     0.998 r  riconoscitore/FSM_onehot_statoCorrente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.998    riconoscitore/FSM_onehot_statoCorrente[0]_i_1_n_0
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    riconoscitore/CLK
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C

Slack:                    inf
  Source:                 switchMode
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.295ns (27.784%)  route 0.768ns (72.216%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  switchMode (IN)
                         net (fo=0)                   0.000     0.000    switchMode
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switchMode_IBUF_inst/O
                         net (fo=4, routed)           0.768     1.015    riconoscitore/switchMode_IBUF
    SLICE_X1Y68          LUT3 (Prop_lut3_I1_O)        0.048     1.063 r  riconoscitore/FSM_onehot_statoCorrente[1]_i_1/O
                         net (fo=2, routed)           0.000     1.063    riconoscitore/FSM_onehot_statoCorrente[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.033    riconoscitore/CLK
    SLICE_X1Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.254ns (23.026%)  route 0.848ns (76.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=15, routed)          0.848     1.101    riconoscitore/in2
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    riconoscitore/CLK
    SLICE_X1Y69          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.254ns (23.026%)  route 0.848ns (76.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=15, routed)          0.848     1.101    riconoscitore/in2
    SLICE_X1Y69          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    riconoscitore/CLK
    SLICE_X1Y69          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.299ns (26.461%)  route 0.830ns (73.539%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=15, routed)          0.830     1.083    debouncerInput/btnReset_IBUF
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.045     1.128 r  debouncerInput/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.128    debouncerInput/deb.count[0]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerInput/deb.count_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.254ns (22.380%)  route 0.879ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=15, routed)          0.879     1.133    riconoscitore/in2
    SLICE_X1Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    riconoscitore/CLK
    SLICE_X1Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C





