$date
	Sat Sep 16 22:24:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q4_tb $end
$var wire 1 ! out $end
$var wire 4 " count [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 4 % count [3:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
0#
bx "
x!
$end
#5
b11 "
b11 %
0!
1#
#10
0#
0$
#15
b110 "
b110 %
1#
#20
0#
#25
b1001 "
b1001 %
1#
#30
0#
#35
1!
b1100 "
b1100 %
1#
#40
0#
#45
b1111 "
b1111 %
1#
#50
0#
#55
0!
b0 "
b0 %
1#
#60
0#
#65
b11 "
b11 %
1#
#70
0#
#75
b110 "
b110 %
1#
#80
0#
#85
b1001 "
b1001 %
1#
#90
0#
#95
1!
b1100 "
b1100 %
1#
#100
0#
#105
b1111 "
b1111 %
1#
#110
0#
#115
0!
b0 "
b0 %
1#
#120
0#
#125
b11 "
b11 %
1#
#130
0#
#135
b110 "
b110 %
1#
#140
0#
#145
b1001 "
b1001 %
1#
#150
0#
#155
1!
b1100 "
b1100 %
1#
#160
0#
#165
b1111 "
b1111 %
1#
#170
0#
#175
0!
b0 "
b0 %
1#
#180
0#
#185
b11 "
b11 %
1#
#190
0#
#195
b110 "
b110 %
1#
#200
0#
#205
b1001 "
b1001 %
1#
#210
0#
