

================================================================
== Vitis HLS Report for 'sin_or_cos_double_Pipeline_2'
================================================================
* Date:           Sun Feb  9 02:48:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        trig_approx
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.365 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     36|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     17|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|    100|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    100|    107|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+---+----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------+----------------------------------+---------+----+---+----+-----+
    |partselect_16ns_63ns_32ns_16_1_1_U4  |partselect_16ns_63ns_32ns_16_1_1  |        0|   0|  0|  17|    0|
    +-------------------------------------+----------------------------------+---------+----+---+----+-----+
    |Total                                |                                  |        0|   0|  0|  17|    0|
    +-------------------------------------+----------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln401_fu_142_p2   |         +|   0|  0|  10|           2|           1|
    |sub_ln403_fu_156_p2   |         -|   0|  0|  14|           6|           6|
    |ap_condition_80       |       and|   0|  0|   2|           1|           1|
    |icmp_ln401_fu_136_p2  |      icmp|   0|  0|  10|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          11|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    2|          4|
    |i_fu_52               |   9|          2|    2|          4|
    |out_bits_1_fu_60      |   9|          2|   32|         64|
    |out_bits_2_fu_64      |   9|          2|   32|         64|
    |out_bits_fu_56        |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  54|         12|  101|        202|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_fu_52           |   2|   0|    2|          0|
    |out_bits_1_fu_60  |  32|   0|   32|          0|
    |out_bits_2_fu_64  |  32|   0|   32|          0|
    |out_bits_fu_56    |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 100|   0|  100|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_2|  return value|
|out_bits_5_reload      |   in|   32|     ap_none|              out_bits_5_reload|        scalar|
|out_bits_4_reload      |   in|   32|     ap_none|              out_bits_4_reload|        scalar|
|out_bits_3_reload      |   in|   32|     ap_none|              out_bits_3_reload|        scalar|
|result                 |   in|   63|     ap_none|                         result|        scalar|
|out_bits_9_out         |  out|   32|      ap_vld|                 out_bits_9_out|       pointer|
|out_bits_9_out_ap_vld  |  out|    1|      ap_vld|                 out_bits_9_out|       pointer|
|out_bits_8_out         |  out|   32|      ap_vld|                 out_bits_8_out|       pointer|
|out_bits_8_out_ap_vld  |  out|    1|      ap_vld|                 out_bits_8_out|       pointer|
|out_bits_7_out         |  out|   32|      ap_vld|                 out_bits_7_out|       pointer|
|out_bits_7_out_ap_vld  |  out|    1|      ap_vld|                 out_bits_7_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

