
*** Running vivado
    with args -log design_1_logmapAXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_logmapAXI_0_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Dec 30 15:45:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_logmapAXI_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 546.141 ; gain = 229.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthu/minimalv2/ip_repo/logmapAXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: synth_design -top design_1_logmapAXI_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1307.637 ; gain = 539.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_logmapAXI_0_0' [c:/Users/arthu/minimalv2/LogisticMap/LogisticMap.gen/sources_1/bd/design_1/ip/design_1_logmapAXI_0_0/synth/design_1_logmapAXI_0_0.vhd:88]
	Parameter N_S00 bound to: 64 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'logmapAXI' declared at 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:5' bound to instance 'U0' of component 'logmapAXI' [c:/Users/arthu/minimalv2/LogisticMap/LogisticMap.gen/sources_1/bd/design_1/ip/design_1_logmapAXI_0_0/synth/design_1_logmapAXI_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'logmapAXI' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:55]
	Parameter N bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'logmapAXI_slave_lite_v1_0_S00_AXI' declared at 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'logmapAXI_slave_lite_v1_0_S00_AXI_inst' of component 'logmapAXI_slave_lite_v1_0_S00_AXI' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:98]
INFO: [Synth 8-638] synthesizing module 'logmapAXI_slave_lite_v1_0_S00_AXI' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:91]
WARNING: [Synth 8-3819] Generic 'n' not present in instantiated entity will be ignored [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:98]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'iter_mult_not' declared at 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/new/tradlogm.vhd:5' bound to instance 'u_iter' of component 'iter_mult_not' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:389]
INFO: [Synth 8-638] synthesizing module 'iter_mult_not' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/new/tradlogm.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'iter_mult_not' (0#1) [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/new/tradlogm.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'logmapAXI_slave_lite_v1_0_S00_AXI' (0#1) [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'logmapAXI' (0#1) [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_logmapAXI_0_0' (0#1) [c:/Users/arthu/minimalv2/LogisticMap/LogisticMap.gen/sources_1/bd/design_1/ip/design_1_logmapAXI_0_0/synth/design_1_logmapAXI_0_0.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:255]
INFO: [Synth 8-7129] Port S_AXI_AWPROT[2] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[1] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[0] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[2] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[1] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[0] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.023 ; gain = 669.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.023 ; gain = 669.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.023 ; gain = 669.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1438.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1504.895 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1504.895 ; gain = 736.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1504.895 ; gain = 736.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1504.895 ; gain = 736.387
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_araddr_reg' and it is trimmed from '10' to '6' bits. [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:344]
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_awaddr_reg' and it is trimmed from '10' to '6' bits. [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:201]
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1504.895 ; gain = 736.387
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              64x64  Multipliers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 6     
	   7 Input   64 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: PCIN+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: PCIN+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: PCIN+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: PCIN+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: PCIN+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: PCIN+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: Generating DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
DSP Report: operator U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0 is absorbed into DSP U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0.
INFO: [Synth 8-7129] Port s00_axi_awaddr[9] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awaddr[8] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awaddr[7] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awaddr[6] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_araddr[9] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_araddr[8] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_araddr[7] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_araddr[6] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_logmapAXI_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1513.445 ; gain = 744.938
---------------------------------------------------------------------------------
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_0 : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_0 : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_0 : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_0 : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_4 : 0 0 : 3101 11782 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_4 : 0 1 : 3101 11782 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_4 : 0 2 : 2479 11782 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_4 : 0 3 : 3101 11782 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_6 : 0 0 : 3101 11141 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_6 : 0 1 : 2460 11141 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_6 : 0 2 : 2479 11141 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_6 : 0 3 : 3101 11141 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_8 : 0 0 : 2460 9675 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_8 : 0 1 : 2479 9675 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_8 : 0 2 : 2460 9675 : Used 1 time 0
 Sort Area is  U0/logmapAXI_slave_lite_v1_0_S00_AXI_inst/u_iter/x0_8 : 0 3 : 2276 9675 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_logmapAXI_0_0 | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1513.445 ; gain = 744.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1513.445 ; gain = 744.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_logmapAXI_0_0 | A*B'          | 17     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN>>17+A'*B | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B'     | 17     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN>>17+A'*B | 13     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A*B'     | 17     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN>>17+A'*B | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A'*B     | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A'*B     | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN>>17+A'*B | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A'*B     | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN>>17+A'*B | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN+A'*B     | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_logmapAXI_0_0 | PCIN>>17+A'*B | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    24|
|2     |DSP48E1 |    16|
|3     |LUT1    |    65|
|4     |LUT2    |    87|
|5     |LUT3    |    99|
|6     |LUT4    |    37|
|7     |LUT5    |    52|
|8     |LUT6    |   192|
|9     |FDRE    |   399|
|10    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.246 ; gain = 953.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.246 ; gain = 886.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.246 ; gain = 953.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1735.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e15196ef
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1831.648 ; gain = 1264.836
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1831.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.runs/design_1_logmapAXI_0_0_synth_1/design_1_logmapAXI_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_logmapAXI_0_0_utilization_synth.rpt -pb design_1_logmapAXI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 15:46:32 2025...
