// Seed: 863147638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd39,
    parameter id_9 = 32'd95
) (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri0 id_4
    , id_7,
    output tri id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  xor primCall (id_0, id_3, id_2, id_7);
  defparam id_8.id_9 = id_9;
endmodule
