<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Z:\hdmi\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Z:\hdmi\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Z:\hdmi\src\hdmi.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 18 14:59:41 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7494</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3538</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>568</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cpuclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cpuclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>test1/wng1/fsr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>test1/wng1/fsr_clk_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpuclk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">31.217(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>test1/wng1/fsr_clk</td>
<td>50.000(MHz)</td>
<td>435.475(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>26.984(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of svo_hdmi_inst/svo_tcard/bram_aclock!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuclk</td>
<td>Setup</td>
<td>-72.936</td>
<td>7</td>
</tr>
<tr>
<td>cpuclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>test1/wng1/fsr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>test1/wng1/fsr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.033</td>
<td>test1/toneA/toneact_s0/Q</td>
<td>test1/dac1/outshr_10_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.633</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.020</td>
<td>test1/toneA/toneact_s0/Q</td>
<td>test1/dac1/outshr_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.671</td>
<td>test1/toneA/toneact_s0/Q</td>
<td>test1/dac1/outshr_8_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.271</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.471</td>
<td>test1/toneA/toneact_s0/Q</td>
<td>test1/dac1/outshr_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.071</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.282</td>
<td>test1/toneA/toneact_s0/Q</td>
<td>test1/dac1/outshr_9_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.222</td>
<td>test1/toneA/toneact_s0/Q</td>
<td>test1/dac1/outshr_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.822</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.237</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_5_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.837</td>
</tr>
<tr>
<td>8</td>
<td>0.219</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_13_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>7.078</td>
</tr>
<tr>
<td>9</td>
<td>0.636</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_13_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>6.661</td>
</tr>
<tr>
<td>10</td>
<td>1.227</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>6.070</td>
</tr>
<tr>
<td>11</td>
<td>2.518</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>4.779</td>
</tr>
<tr>
<td>12</td>
<td>1.312</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>18.327</td>
</tr>
<tr>
<td>13</td>
<td>1.312</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>18.327</td>
</tr>
<tr>
<td>14</td>
<td>2.713</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>4.584</td>
</tr>
<tr>
<td>15</td>
<td>2.767</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>4.530</td>
</tr>
<tr>
<td>16</td>
<td>2.925</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_1/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>4.372</td>
</tr>
<tr>
<td>17</td>
<td>2.934</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>4.363</td>
</tr>
<tr>
<td>18</td>
<td>2.935</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.499</td>
<td>4.362</td>
</tr>
<tr>
<td>19</td>
<td>1.557</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>18.082</td>
</tr>
<tr>
<td>20</td>
<td>2.791</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_9/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>16.848</td>
</tr>
<tr>
<td>21</td>
<td>2.839</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>16.800</td>
</tr>
<tr>
<td>22</td>
<td>2.901</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>16.739</td>
</tr>
<tr>
<td>23</td>
<td>2.910</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[10]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>16.873</td>
</tr>
<tr>
<td>24</td>
<td>2.910</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[11]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>16.873</td>
</tr>
<tr>
<td>25</td>
<td>3.034</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10/ADB[8]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>16.748</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.010</td>
<td>test1/wng1/lfsr1/sfr_1_s0/Q</td>
<td>test1/wng1/noiseout_s0/D</td>
<td>test1/wng1/fsr_clk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>-1.444</td>
<td>1.483</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>ps2_1/bitsreceived_1_s0/Q</td>
<td>ps2_1/bitsreceived_1_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>ps2_1/bitsreceived_3_s0/Q</td>
<td>ps2_1/bitsreceived_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_3_s0/Q</td>
<td>test1/wng1/clkdiv_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_6_s0/Q</td>
<td>test1/wng1/clkdiv_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>test1/wng1/divider_2_s0/Q</td>
<td>test1/wng1/divider_2_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>test1/wng1/divider_3_s0/Q</td>
<td>test1/wng1/divider_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>test1/toneC/divider_11_s0/Q</td>
<td>test1/toneC/divider_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>test1/toneC/clkdiv_2_s0/Q</td>
<td>test1/toneC/clkdiv_2_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>test1/toneB/divider_11_s0/Q</td>
<td>test1/toneB/divider_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>test1/toneB/clkdiv_5_s0/Q</td>
<td>test1/toneB/clkdiv_5_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>test1/toneB/divider_8_s0/Q</td>
<td>test1/toneB/divider_8_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>test1/toneA/divider_11_s0/Q</td>
<td>test1/toneA/divider_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>test1/toneA/clkdiv_6_s0/Q</td>
<td>test1/toneA/clkdiv_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>test1/toneA/clkdiv_7_s0/Q</td>
<td>test1/toneA/clkdiv_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.448</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.389</td>
</tr>
<tr>
<td>2</td>
<td>1.448</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.389</td>
</tr>
<tr>
<td>3</td>
<td>1.448</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.389</td>
</tr>
<tr>
<td>4</td>
<td>5.409</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.389</td>
</tr>
<tr>
<td>5</td>
<td>5.409</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.389</td>
</tr>
<tr>
<td>6</td>
<td>5.409</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.389</td>
</tr>
<tr>
<td>7</td>
<td>35.249</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.389</td>
</tr>
<tr>
<td>8</td>
<td>35.249</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.389</td>
</tr>
<tr>
<td>9</td>
<td>35.249</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.389</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.852</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.860</td>
</tr>
<tr>
<td>2</td>
<td>0.852</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.860</td>
</tr>
<tr>
<td>3</td>
<td>0.852</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.860</td>
</tr>
<tr>
<td>4</td>
<td>2.847</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.860</td>
</tr>
<tr>
<td>5</td>
<td>2.847</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.860</td>
</tr>
<tr>
<td>6</td>
<td>2.847</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.860</td>
</tr>
<tr>
<td>7</td>
<td>4.815</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.860</td>
</tr>
<tr>
<td>8</td>
<td>4.815</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.860</td>
</tr>
<tr>
<td>9</td>
<td>4.815</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.860</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/disk_sck_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/data_rx_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>serial_1/txdata_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>test1/r0_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>test1/toneB/toneout_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/toneact_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>test1/toneA/toneact_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">test1/toneA/toneact_s0/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/w001_8_s3/I1</td>
</tr>
<tr>
<td>6.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_8_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>test1/w001_6_s1/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/n376_s/COUT</td>
</tr>
<tr>
<td>11.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C14[0][B]</td>
<td>test1/n375_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n375_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td>test1/n374_s/CIN</td>
</tr>
<tr>
<td>12.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n374_s/SUM</td>
</tr>
<tr>
<td>13.524</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>test1/w002_8_s6/I3</td>
</tr>
<tr>
<td>14.149</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">test1/w002_8_s6/F</td>
</tr>
<tr>
<td>14.570</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/w002_8_s2/I1</td>
</tr>
<tr>
<td>15.602</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w002_8_s2/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>test1/w002_8_s7/I3</td>
</tr>
<tr>
<td>16.233</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_8_s7/F</td>
</tr>
<tr>
<td>17.043</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>test1/n550_s/I0</td>
</tr>
<tr>
<td>18.088</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">test1/n550_s/COUT</td>
</tr>
<tr>
<td>18.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n549_s/CIN</td>
</tr>
<tr>
<td>18.651</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n549_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>test1/w003_9_s4/I1</td>
</tr>
<tr>
<td>20.098</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">test1/w003_9_s4/F</td>
</tr>
<tr>
<td>20.109</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>test1/w003_9_s2/I3</td>
</tr>
<tr>
<td>20.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_9_s2/F</td>
</tr>
<tr>
<td>22.077</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>test1/w003_9_s6/I3</td>
</tr>
<tr>
<td>22.702</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_9_s6/F</td>
</tr>
<tr>
<td>23.121</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td>test1/n667_1_s/I0</td>
</tr>
<tr>
<td>24.115</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">test1/n667_1_s/SUM</td>
</tr>
<tr>
<td>24.536</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>test1/w004_9_s0/I2</td>
</tr>
<tr>
<td>25.358</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_9_s0/F</td>
</tr>
<tr>
<td>26.647</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>test1/n701_1_s/I0</td>
</tr>
<tr>
<td>27.605</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n701_1_s/COUT</td>
</tr>
<tr>
<td>27.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>test1/n700_1_s/CIN</td>
</tr>
<tr>
<td>28.133</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">test1/n700_1_s/SUM</td>
</tr>
<tr>
<td>28.552</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>test1/w005_10_s4/I0</td>
</tr>
<tr>
<td>29.178</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_10_s4/F</td>
</tr>
<tr>
<td>29.674</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>test1/w005_10_s0/I3</td>
</tr>
<tr>
<td>30.496</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w005_10_s0/F</td>
</tr>
<tr>
<td>31.784</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>test1/n734_1_s/I0</td>
</tr>
<tr>
<td>32.767</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">test1/n734_1_s/SUM</td>
</tr>
<tr>
<td>33.257</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>test1/dac1/n19_s5/I1</td>
</tr>
<tr>
<td>34.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n19_s5/F</td>
</tr>
<tr>
<td>34.085</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>test1/dac1/n19_s0/I0</td>
</tr>
<tr>
<td>35.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n19_s0/F</td>
</tr>
<tr>
<td>35.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>test1/dac1/outshr_10_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.499, 55.319%; route: 13.676, 43.232%; tC2Q: 0.458, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/toneact_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>test1/toneA/toneact_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">test1/toneA/toneact_s0/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/w001_8_s3/I1</td>
</tr>
<tr>
<td>6.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_8_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>test1/w001_6_s1/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/n376_s/COUT</td>
</tr>
<tr>
<td>11.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C14[0][B]</td>
<td>test1/n375_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n375_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td>test1/n374_s/CIN</td>
</tr>
<tr>
<td>12.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n374_s/SUM</td>
</tr>
<tr>
<td>13.524</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>test1/w002_8_s6/I3</td>
</tr>
<tr>
<td>14.149</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">test1/w002_8_s6/F</td>
</tr>
<tr>
<td>14.570</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/w002_8_s2/I1</td>
</tr>
<tr>
<td>15.602</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w002_8_s2/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>test1/w002_8_s7/I3</td>
</tr>
<tr>
<td>16.233</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_8_s7/F</td>
</tr>
<tr>
<td>17.043</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>test1/n550_s/I0</td>
</tr>
<tr>
<td>18.088</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">test1/n550_s/COUT</td>
</tr>
<tr>
<td>18.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n549_s/CIN</td>
</tr>
<tr>
<td>18.616</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n549_s/SUM</td>
</tr>
<tr>
<td>19.037</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>test1/w003_11_s4/I0</td>
</tr>
<tr>
<td>20.063</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s4/F</td>
</tr>
<tr>
<td>20.482</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>test1/w003_11_s3/I2</td>
</tr>
<tr>
<td>21.304</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s3/F</td>
</tr>
<tr>
<td>22.929</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>test1/w003_11_s1/I3</td>
</tr>
<tr>
<td>23.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s1/F</td>
</tr>
<tr>
<td>24.370</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>test1/w003_11_s6/I0</td>
</tr>
<tr>
<td>24.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s6/F</td>
</tr>
<tr>
<td>25.002</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C18[0][B]</td>
<td>test1/n665_1_s/I0</td>
</tr>
<tr>
<td>25.985</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">test1/n665_1_s/SUM</td>
</tr>
<tr>
<td>26.794</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>test1/w004_11_s0/I2</td>
</tr>
<tr>
<td>27.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">test1/w004_11_s0/F</td>
</tr>
<tr>
<td>28.106</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>test1/n699_1_s/I0</td>
</tr>
<tr>
<td>29.089</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">test1/n699_1_s/SUM</td>
</tr>
<tr>
<td>29.910</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>test1/w005_11_s6/I0</td>
</tr>
<tr>
<td>30.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">test1/w005_11_s6/F</td>
</tr>
<tr>
<td>31.031</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td>test1/w005_11_s0/I3</td>
</tr>
<tr>
<td>31.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_11_s0/F</td>
</tr>
<tr>
<td>32.674</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>test1/n733_1_s/I0</td>
</tr>
<tr>
<td>33.657</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">test1/n733_1_s/SUM</td>
</tr>
<tr>
<td>34.478</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>test1/dac1/n18_s1/I1</td>
</tr>
<tr>
<td>35.104</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n18_s1/F</td>
</tr>
<tr>
<td>35.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>test1/dac1/outshr_11_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.749, 52.970%; route: 14.412, 45.580%; tC2Q: 0.458, 1.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/toneact_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>test1/toneA/toneact_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">test1/toneA/toneact_s0/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/w001_8_s3/I1</td>
</tr>
<tr>
<td>6.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_8_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>test1/w001_6_s1/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/n376_s/SUM</td>
</tr>
<tr>
<td>11.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>test1/w002_6_s6/I0</td>
</tr>
<tr>
<td>12.172</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s6/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>test1/w002_6_s2/I3</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>14.228</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>test1/w002_6_s8/I3</td>
</tr>
<tr>
<td>15.050</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s8/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>test1/n544_1_s/I0</td>
</tr>
<tr>
<td>16.849</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n544_1_s/SUM</td>
</tr>
<tr>
<td>18.138</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>test1/w003_6_s4/I0</td>
</tr>
<tr>
<td>18.940</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s4/F</td>
</tr>
<tr>
<td>19.361</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>test1/w003_6_s5/I3</td>
</tr>
<tr>
<td>19.987</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s5/F</td>
</tr>
<tr>
<td>19.992</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>test1/w003_6_s0/I2</td>
</tr>
<tr>
<td>21.018</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">test1/w003_6_s0/F</td>
</tr>
<tr>
<td>21.437</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td>test1/n670_1_s/I0</td>
</tr>
<tr>
<td>22.420</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n670_1_s/SUM</td>
</tr>
<tr>
<td>23.714</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>test1/w004_6_s0/I2</td>
</tr>
<tr>
<td>24.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_6_s0/F</td>
</tr>
<tr>
<td>25.551</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>test1/n704_1_s/I0</td>
</tr>
<tr>
<td>26.545</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n704_1_s/SUM</td>
</tr>
<tr>
<td>26.547</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[3][A]</td>
<td>test1/w005_6_s4/I0</td>
</tr>
<tr>
<td>27.173</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s4/F</td>
</tr>
<tr>
<td>28.467</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>test1/w005_6_s0/I3</td>
</tr>
<tr>
<td>29.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s0/F</td>
</tr>
<tr>
<td>30.303</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>test1/n738_1_s/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n738_1_s/COUT</td>
</tr>
<tr>
<td>31.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td>test1/n737_1_s/CIN</td>
</tr>
<tr>
<td>31.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/COUT</td>
</tr>
<tr>
<td>31.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][A]</td>
<td>test1/n736_1_s/CIN</td>
</tr>
<tr>
<td>31.881</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">test1/n736_1_s/SUM</td>
</tr>
<tr>
<td>32.686</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>test1/dac1/n21_s3/I0</td>
</tr>
<tr>
<td>33.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s3/F</td>
</tr>
<tr>
<td>33.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>test1/dac1/n21_s0/I0</td>
</tr>
<tr>
<td>34.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s0/F</td>
</tr>
<tr>
<td>34.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>test1/dac1/outshr_8_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.026, 54.446%; route: 13.787, 44.088%; tC2Q: 0.458, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/toneact_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>test1/toneA/toneact_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">test1/toneA/toneact_s0/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/w001_8_s3/I1</td>
</tr>
<tr>
<td>6.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_8_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>test1/w001_6_s1/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/n376_s/SUM</td>
</tr>
<tr>
<td>11.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>test1/w002_6_s6/I0</td>
</tr>
<tr>
<td>12.172</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s6/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>test1/w002_6_s2/I3</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>14.228</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>test1/w002_6_s8/I3</td>
</tr>
<tr>
<td>15.050</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s8/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>test1/n544_1_s/I0</td>
</tr>
<tr>
<td>16.849</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n544_1_s/SUM</td>
</tr>
<tr>
<td>18.138</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>test1/w003_6_s4/I0</td>
</tr>
<tr>
<td>18.940</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s4/F</td>
</tr>
<tr>
<td>19.361</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>test1/w003_6_s5/I3</td>
</tr>
<tr>
<td>19.987</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s5/F</td>
</tr>
<tr>
<td>19.992</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>test1/w003_6_s0/I2</td>
</tr>
<tr>
<td>21.018</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">test1/w003_6_s0/F</td>
</tr>
<tr>
<td>21.437</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td>test1/n670_1_s/I0</td>
</tr>
<tr>
<td>22.420</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n670_1_s/SUM</td>
</tr>
<tr>
<td>23.714</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>test1/w004_6_s0/I2</td>
</tr>
<tr>
<td>24.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_6_s0/F</td>
</tr>
<tr>
<td>25.551</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>test1/n704_1_s/I0</td>
</tr>
<tr>
<td>26.545</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n704_1_s/SUM</td>
</tr>
<tr>
<td>26.547</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[3][A]</td>
<td>test1/w005_6_s4/I0</td>
</tr>
<tr>
<td>27.173</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s4/F</td>
</tr>
<tr>
<td>28.467</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>test1/w005_6_s0/I3</td>
</tr>
<tr>
<td>29.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s0/F</td>
</tr>
<tr>
<td>30.303</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>test1/n738_1_s/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n738_1_s/COUT</td>
</tr>
<tr>
<td>31.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td>test1/n737_1_s/CIN</td>
</tr>
<tr>
<td>31.824</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/SUM</td>
</tr>
<tr>
<td>32.629</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>test1/dac1/n22_s1/I2</td>
</tr>
<tr>
<td>33.728</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n22_s1/F</td>
</tr>
<tr>
<td>33.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>test1/dac1/n22_s0/I0</td>
</tr>
<tr>
<td>34.555</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n22_s0/F</td>
</tr>
<tr>
<td>34.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>test1/dac1/outshr_7_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.826, 54.153%; route: 13.787, 44.372%; tC2Q: 0.458, 1.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/toneact_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>test1/toneA/toneact_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">test1/toneA/toneact_s0/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/w001_8_s3/I1</td>
</tr>
<tr>
<td>6.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_8_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>test1/w001_6_s1/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/n376_s/COUT</td>
</tr>
<tr>
<td>11.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C14[0][B]</td>
<td>test1/n375_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n375_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td>test1/n374_s/CIN</td>
</tr>
<tr>
<td>12.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n374_s/SUM</td>
</tr>
<tr>
<td>13.524</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>test1/w002_8_s6/I3</td>
</tr>
<tr>
<td>14.149</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">test1/w002_8_s6/F</td>
</tr>
<tr>
<td>14.570</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/w002_8_s2/I1</td>
</tr>
<tr>
<td>15.602</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w002_8_s2/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>test1/w002_8_s7/I3</td>
</tr>
<tr>
<td>16.233</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_8_s7/F</td>
</tr>
<tr>
<td>17.043</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>test1/n550_s/I0</td>
</tr>
<tr>
<td>18.088</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">test1/n550_s/COUT</td>
</tr>
<tr>
<td>18.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n549_s/CIN</td>
</tr>
<tr>
<td>18.651</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n549_s/SUM</td>
</tr>
<tr>
<td>19.472</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>test1/w003_9_s4/I1</td>
</tr>
<tr>
<td>20.098</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">test1/w003_9_s4/F</td>
</tr>
<tr>
<td>20.109</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>test1/w003_9_s2/I3</td>
</tr>
<tr>
<td>20.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_9_s2/F</td>
</tr>
<tr>
<td>22.077</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>test1/w003_9_s6/I3</td>
</tr>
<tr>
<td>22.702</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_9_s6/F</td>
</tr>
<tr>
<td>23.121</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td>test1/n667_1_s/I0</td>
</tr>
<tr>
<td>24.115</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">test1/n667_1_s/SUM</td>
</tr>
<tr>
<td>24.536</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>test1/w004_9_s0/I2</td>
</tr>
<tr>
<td>25.358</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_9_s0/F</td>
</tr>
<tr>
<td>26.647</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>test1/n701_1_s/I0</td>
</tr>
<tr>
<td>27.630</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n701_1_s/SUM</td>
</tr>
<tr>
<td>28.434</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>test1/w005_9_s8/I0</td>
</tr>
<tr>
<td>29.060</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">test1/w005_9_s8/F</td>
</tr>
<tr>
<td>29.071</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>test1/w005_9_s0/I3</td>
</tr>
<tr>
<td>29.697</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_9_s0/F</td>
</tr>
<tr>
<td>30.986</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td>test1/n735_1_s/I0</td>
</tr>
<tr>
<td>31.969</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n735_1_s/SUM</td>
</tr>
<tr>
<td>33.108</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>test1/dac1/n20_s3/I0</td>
</tr>
<tr>
<td>33.734</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n20_s3/F</td>
</tr>
<tr>
<td>33.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>test1/dac1/n20_s0/I0</td>
</tr>
<tr>
<td>34.366</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n20_s0/F</td>
</tr>
<tr>
<td>34.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>test1/dac1/outshr_9_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.198, 52.451%; route: 14.226, 46.064%; tC2Q: 0.458, 1.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/toneact_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>test1/toneA/toneact_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">test1/toneA/toneact_s0/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/w001_8_s3/I1</td>
</tr>
<tr>
<td>6.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_8_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>test1/w001_6_s1/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/n376_s/SUM</td>
</tr>
<tr>
<td>11.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>test1/w002_6_s6/I0</td>
</tr>
<tr>
<td>12.172</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s6/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>test1/w002_6_s2/I3</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>14.228</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>test1/w002_6_s8/I3</td>
</tr>
<tr>
<td>15.050</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s8/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>test1/n544_1_s/I0</td>
</tr>
<tr>
<td>16.849</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n544_1_s/SUM</td>
</tr>
<tr>
<td>18.138</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>test1/w003_6_s4/I0</td>
</tr>
<tr>
<td>18.940</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s4/F</td>
</tr>
<tr>
<td>19.361</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>test1/w003_6_s5/I3</td>
</tr>
<tr>
<td>19.987</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s5/F</td>
</tr>
<tr>
<td>19.992</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>test1/w003_6_s0/I2</td>
</tr>
<tr>
<td>21.018</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">test1/w003_6_s0/F</td>
</tr>
<tr>
<td>21.437</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td>test1/n670_1_s/I0</td>
</tr>
<tr>
<td>22.420</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n670_1_s/SUM</td>
</tr>
<tr>
<td>23.714</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>test1/w004_6_s0/I2</td>
</tr>
<tr>
<td>24.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_6_s0/F</td>
</tr>
<tr>
<td>25.551</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>test1/n704_1_s/I0</td>
</tr>
<tr>
<td>26.545</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n704_1_s/SUM</td>
</tr>
<tr>
<td>26.547</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[3][A]</td>
<td>test1/w005_6_s4/I0</td>
</tr>
<tr>
<td>27.173</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s4/F</td>
</tr>
<tr>
<td>28.467</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>test1/w005_6_s0/I3</td>
</tr>
<tr>
<td>29.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s0/F</td>
</tr>
<tr>
<td>30.303</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>test1/n738_1_s/I0</td>
</tr>
<tr>
<td>31.286</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n738_1_s/SUM</td>
</tr>
<tr>
<td>32.575</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>test1/dac1/n23_s1/I2</td>
</tr>
<tr>
<td>33.201</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n23_s1/F</td>
</tr>
<tr>
<td>33.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>test1/dac1/n23_s0/I0</td>
</tr>
<tr>
<td>34.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n23_s0/F</td>
</tr>
<tr>
<td>34.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>test1/dac1/outshr_6_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>test1/dac1/outshr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.092, 52.210%; route: 14.271, 46.303%; tC2Q: 0.458, 1.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R22C18[1][B]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.585</td>
<td>1.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>7.044</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>test1/w001_5_s2/I0</td>
</tr>
<tr>
<td>8.143</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_5_s2/F</td>
</tr>
<tr>
<td>8.479</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>test1/n369_1_s/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">test1/n369_1_s/SUM</td>
</tr>
<tr>
<td>9.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>test1/w002_5_s0/I2</td>
</tr>
<tr>
<td>10.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">test1/w002_5_s0/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>test1/n545_1_s/I0</td>
</tr>
<tr>
<td>12.523</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n545_1_s/SUM</td>
</tr>
<tr>
<td>13.333</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>test1/w003_5_s1/I1</td>
</tr>
<tr>
<td>13.959</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_5_s1/F</td>
</tr>
<tr>
<td>13.964</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td>test1/n671_1_s/I0</td>
</tr>
<tr>
<td>14.947</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n671_1_s/SUM</td>
</tr>
<tr>
<td>16.411</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>test1/w004_5_s4/I0</td>
</tr>
<tr>
<td>17.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">test1/w004_5_s4/F</td>
</tr>
<tr>
<td>19.284</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>test1/n705_1_s/I0</td>
</tr>
<tr>
<td>20.278</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n705_1_s/SUM</td>
</tr>
<tr>
<td>20.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>test1/w005_5_s0/I2</td>
</tr>
<tr>
<td>21.323</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_5_s0/F</td>
</tr>
<tr>
<td>22.463</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>test1/n739_1_s/I0</td>
</tr>
<tr>
<td>23.446</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n739_1_s/SUM</td>
</tr>
<tr>
<td>24.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>test1/dac1/n24_s5/I2</td>
</tr>
<tr>
<td>25.277</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n24_s5/F</td>
</tr>
<tr>
<td>25.695</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>test1/dac1/n24_s0/I2</td>
</tr>
<tr>
<td>26.321</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n24_s0/F</td>
</tr>
<tr>
<td>26.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>test1/dac1/outshr_5_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>test1/dac1/outshr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.487, 50.299%; route: 10.892, 47.694%; tC2Q: 0.458, 2.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_13_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_13_s0/Q</td>
</tr>
<tr>
<td>15.829</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/I1</td>
</tr>
<tr>
<td>16.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/F</td>
</tr>
<tr>
<td>17.840</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_17/I0</td>
</tr>
<tr>
<td>18.901</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_17/F</td>
</tr>
<tr>
<td>20.938</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 29.569%; route: 4.527, 63.955%; tC2Q: 0.458, 6.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_13_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_13_s0/Q</td>
</tr>
<tr>
<td>15.829</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/I1</td>
</tr>
<tr>
<td>16.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/F</td>
</tr>
<tr>
<td>17.840</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_16/I0</td>
</tr>
<tr>
<td>18.901</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_16/F</td>
</tr>
<tr>
<td>20.521</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 31.420%; route: 4.110, 61.699%; tC2Q: 0.458, 6.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/Q</td>
</tr>
<tr>
<td>15.667</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_1/I0</td>
</tr>
<tr>
<td>16.848</td>
<td>1.181</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_1/F</td>
</tr>
<tr>
<td>17.347</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_18/I0</td>
</tr>
<tr>
<td>17.972</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_18/F</td>
</tr>
<tr>
<td>19.930</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.806, 29.753%; route: 3.806, 62.696%; tC2Q: 0.458, 7.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.991</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_3/I0</td>
</tr>
<tr>
<td>17.017</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_3/F</td>
</tr>
<tr>
<td>18.638</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 21.471%; route: 3.294, 68.938%; tC2Q: 0.458, 9.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>31.490</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/I1</td>
</tr>
<tr>
<td>32.522</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/F</td>
</tr>
<tr>
<td>34.323</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/I3</td>
</tr>
<tr>
<td>35.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/F</td>
</tr>
<tr>
<td>35.917</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_16/I0</td>
</tr>
<tr>
<td>36.719</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_16/F</td>
</tr>
<tr>
<td>38.756</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.259, 50.520%; route: 8.610, 46.979%; tC2Q: 0.458, 2.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>31.490</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/I1</td>
</tr>
<tr>
<td>32.522</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/F</td>
</tr>
<tr>
<td>34.323</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/I3</td>
</tr>
<tr>
<td>35.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/F</td>
</tr>
<tr>
<td>35.917</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_17/I0</td>
</tr>
<tr>
<td>36.719</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_17/F</td>
</tr>
<tr>
<td>38.756</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.259, 50.520%; route: 8.610, 46.979%; tC2Q: 0.458, 2.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.810</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_11/I0</td>
</tr>
<tr>
<td>16.871</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_11/F</td>
</tr>
<tr>
<td>18.444</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.146%; route: 3.065, 66.855%; tC2Q: 0.458, 9.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
</tr>
<tr>
<td>15.839</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_7/I1</td>
</tr>
<tr>
<td>16.865</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_7/F</td>
</tr>
<tr>
<td>18.390</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 22.648%; route: 3.046, 67.235%; tC2Q: 0.458, 10.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.646</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_1/I0</td>
</tr>
<tr>
<td>16.707</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_1/F</td>
</tr>
<tr>
<td>18.231</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_1/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_1</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 24.271%; route: 2.852, 65.245%; tC2Q: 0.458, 10.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.991</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_8/I0</td>
</tr>
<tr>
<td>17.017</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_8/F</td>
</tr>
<tr>
<td>18.223</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 23.515%; route: 2.879, 65.980%; tC2Q: 0.458, 10.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.991</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_12/I0</td>
</tr>
<tr>
<td>17.017</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_12/F</td>
</tr>
<tr>
<td>18.222</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R22C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12/CLKA</td>
</tr>
<tr>
<td>21.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.499</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 23.523%; route: 2.877, 65.968%; tC2Q: 0.458, 10.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>32.634</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_11_s0/I0</td>
</tr>
<tr>
<td>33.660</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_11_s0/F</td>
</tr>
<tr>
<td>34.101</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_3/I0</td>
</tr>
<tr>
<td>35.349</td>
<td>1.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[3]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_3/F</td>
</tr>
<tr>
<td>35.848</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_18/I0</td>
</tr>
<tr>
<td>36.473</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_18/F</td>
</tr>
<tr>
<td>38.511</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.225, 51.016%; route: 8.399, 46.449%; tC2Q: 0.458, 2.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>31.490</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/I1</td>
</tr>
<tr>
<td>32.522</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/F</td>
</tr>
<tr>
<td>35.317</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELB_dpb_inst_9/I1</td>
</tr>
<tr>
<td>36.119</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELB_dpb_inst_9/F</td>
</tr>
<tr>
<td>37.276</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_9/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_9/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.160, 48.434%; route: 8.229, 48.846%; tC2Q: 0.458, 2.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>31.490</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/I1</td>
</tr>
<tr>
<td>32.522</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/F</td>
</tr>
<tr>
<td>35.317</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELB_dpb_inst_5/I1</td>
</tr>
<tr>
<td>36.119</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELB_dpb_inst_5/F</td>
</tr>
<tr>
<td>37.228</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.160, 48.572%; route: 8.182, 48.700%; tC2Q: 0.458, 2.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>31.490</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/I1</td>
</tr>
<tr>
<td>32.522</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s0/F</td>
</tr>
<tr>
<td>35.159</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELB_dpb_inst_11/I1</td>
</tr>
<tr>
<td>35.961</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELB_dpb_inst_11/F</td>
</tr>
<tr>
<td>37.167</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.160, 48.749%; route: 8.120, 48.513%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>32.773</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/I0</td>
</tr>
<tr>
<td>33.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/F</td>
</tr>
<tr>
<td>37.301</td>
<td>3.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.425, 44.005%; route: 8.990, 53.278%; tC2Q: 0.458, 2.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>32.773</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_9_s0/I1</td>
</tr>
<tr>
<td>33.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C25[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_9_s0/F</td>
</tr>
<tr>
<td>37.301</td>
<td>3.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.425, 44.005%; route: 8.990, 53.278%; tC2Q: 0.458, 2.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_7_s0/Q</td>
</tr>
<tr>
<td>22.521</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/I0</td>
</tr>
<tr>
<td>23.566</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>23.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/CIN</td>
</tr>
<tr>
<td>23.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_13_s/COUT</td>
</tr>
<tr>
<td>23.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/CIN</td>
</tr>
<tr>
<td>23.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_14_s/COUT</td>
</tr>
<tr>
<td>23.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_15_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/CIN</td>
</tr>
<tr>
<td>24.585</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/memrdpos_16_s/SUM</td>
</tr>
<tr>
<td>25.560</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/I0</td>
</tr>
<tr>
<td>26.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s13/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/I2</td>
</tr>
<tr>
<td>27.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s10/F</td>
</tr>
<tr>
<td>28.501</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/I3</td>
</tr>
<tr>
<td>29.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s4/F</td>
</tr>
<tr>
<td>29.869</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>30.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>32.773</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/I0</td>
</tr>
<tr>
<td>33.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/F</td>
</tr>
<tr>
<td>37.177</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.425, 44.332%; route: 8.865, 52.931%; tC2Q: 0.458, 2.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/lfsr1/sfr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/noiseout_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>test1/wng1/fsr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>test1/wng1/fsr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R11C10[1][A]</td>
<td>test1/wng1/fsr_clk_s0/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>test1/wng1/lfsr1/sfr_1_s0/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">test1/wng1/lfsr1/sfr_1_s0/Q</td>
</tr>
<tr>
<td>2.449</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/noiseout_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>test1/wng1/noiseout_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>test1/wng1/noiseout_s0</td>
</tr>
<tr>
<td>2.440</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>test1/wng1/noiseout_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.150, 77.529%; tC2Q: 0.333, 22.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n199_s2/I2</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n199_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n143_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n143_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n139_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n139_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/n151_s3/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/n151_s3/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/n104_s0/I2</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/n104_s0/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/rastercount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_11_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1685_s2/I2</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1685_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C22[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled3_0_s3/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n266_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n266_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled3_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled4_0_s2/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n199_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n199_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled4_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled5_0_s2/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n132_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n132_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled5_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/counter_0_s0/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n98_s2/I0</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n98_s2/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/bitsreceived_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/bitsreceived_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/bitsreceived_1_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_1_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/n107_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">ps2_1/n107_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/bitsreceived_1_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/bitsreceived_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/bitsreceived_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/n105_s1/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">ps2_1/n105_s1/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/bitsreceived_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>test1/wng1/clkdiv_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>test1/wng1/n83_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n83_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>test1/wng1/clkdiv_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>test1/wng1/clkdiv_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>test1/wng1/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_6_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>test1/wng1/n80_s3/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n80_s3/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>test1/wng1/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/divider_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/divider_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>test1/wng1/divider_2_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/divider_2_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>test1/wng1/n61_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n61_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/divider_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>test1/wng1/divider_2_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>test1/wng1/divider_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/divider_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/divider_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>test1/wng1/divider_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/divider_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>test1/wng1/n60_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n60_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/divider_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>test1/wng1/divider_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>test1/wng1/divider_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneC/divider_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneC/divider_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>test1/toneC/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">test1/toneC/divider_11_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>test1/toneC/n72_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">test1/toneC/n72_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">test1/toneC/divider_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>test1/toneC/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>test1/toneC/divider_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneC/clkdiv_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneC/clkdiv_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>test1/toneC/clkdiv_2_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">test1/toneC/clkdiv_2_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>test1/toneC/n112_s2/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">test1/toneC/n112_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">test1/toneC/clkdiv_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>test1/toneC/clkdiv_2_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>test1/toneC/clkdiv_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/toneB/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_11_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/toneB/n72_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n72_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/toneB/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/clkdiv_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/clkdiv_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>test1/toneB/clkdiv_5_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">test1/toneB/clkdiv_5_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>test1/toneB/n109_s2/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n109_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">test1/toneB/clkdiv_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>test1/toneB/clkdiv_5_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>test1/toneB/clkdiv_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/divider_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/divider_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>test1/toneB/divider_8_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_8_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>test1/toneB/n75_s4/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n75_s4/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>test1/toneB/divider_8_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>test1/toneB/divider_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/divider_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneA/divider_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/toneA/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/divider_11_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/toneA/n72_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">test1/toneA/n72_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/divider_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/toneA/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/toneA/divider_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneA/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>test1/toneA/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_6_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>test1/toneA/n108_s4/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">test1/toneA/n108_s4/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>test1/toneA/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>test1/toneA/clkdiv_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneA/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_7_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/n107_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">test1/toneA/n107_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/clkdiv_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>3.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.961</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.264%; route: 3.304, 75.293%; tC2Q: 0.458, 10.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.462%; route: 2.142, 74.883%; tC2Q: 0.333, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/divider_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/divider_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/divider_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/disk_sck_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/disk_sck_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/disk_sck_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/data_rx_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/data_rx_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/data_rx_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_1/txdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>serial_1/txdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>serial_1/txdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test1/r0_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>test1/r0_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>test1/r0_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test1/toneB/toneout_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>test1/toneB/toneout_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>test1/toneB/toneout_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>562</td>
<td>cpuclk_d</td>
<td>-12.033</td>
<td>1.546</td>
</tr>
<tr>
<td>509</td>
<td>clk_p</td>
<td>1.448</td>
<td>0.659</td>
</tr>
<tr>
<td>96</td>
<td>n147_5</td>
<td>1.448</td>
<td>2.298</td>
</tr>
<tr>
<td>57</td>
<td>n1716_6</td>
<td>15.098</td>
<td>3.605</td>
</tr>
<tr>
<td>56</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>28.369</td>
<td>2.481</td>
</tr>
<tr>
<td>39</td>
<td>n169_7</td>
<td>34.253</td>
<td>2.315</td>
</tr>
<tr>
<td>39</td>
<td>n169_5</td>
<td>33.165</td>
<td>1.513</td>
</tr>
<tr>
<td>37</td>
<td>n213_18</td>
<td>28.175</td>
<td>1.942</td>
</tr>
<tr>
<td>35</td>
<td>n1757_14</td>
<td>11.253</td>
<td>3.468</td>
</tr>
<tr>
<td>34</td>
<td>oresetn</td>
<td>34.795</td>
<td>1.799</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C22</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C12</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C35</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
