<stg><name>dense_wrapper<ap_fixed,ap_fixed<27,9,5,3,0>,config13></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:0  %data_10_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:1  %data_9_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:2  %data_8_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:3  %data_7_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:4  %data_6_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:5  %data_4_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:6  %data_2_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:7  %sext_ln1118 = sext i27 %data_2_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:8  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_2_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:9  %sub_ln1118 = sub i32 0, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:10  %trunc_ln = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:11  %sext_ln1118_1 = sext i27 %data_4_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:12  %shl_ln1118_s = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_4_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:13  %sub_ln1118_1 = sub i32 %shl_ln1118_s, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:14  %trunc_ln708_s = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_1, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:15  %sext_ln1118_2 = sext i27 %data_6_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:16  %shl_ln1118_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_6_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:17  %sub_ln1118_2 = sub i32 0, %shl_ln1118_1

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:18  %trunc_ln708_1 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_2, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:19  %sext_ln1118_3 = sext i27 %data_7_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:20  %shl_ln1118_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_7_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:21  %sub_ln1118_3 = sub i32 %shl_ln1118_2, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:22  %trunc_ln708_2 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_3, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:23  %sext_ln1118_4 = sext i27 %data_8_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:24  %shl_ln1118_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_8_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:25  %sub_ln1118_4 = sub i32 %shl_ln1118_3, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:26  %trunc_ln708_3 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_4, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:27  %sext_ln1118_5 = sext i27 %data_9_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:28  %shl_ln1118_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_9_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:29  %sub_ln1118_5 = sub i32 %shl_ln1118_4, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:30  %trunc_ln708_4 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_5, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:31  %sext_ln1118_6 = sext i27 %data_10_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:32  %shl_ln1118_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %data_10_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:33  %sub_ln1118_6 = sub i32 %shl_ln1118_5, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:34  %trunc_ln708_5 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_6, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:35  %add_ln703 = add i27 %trunc_ln708_s, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:36  %add_ln703_1 = add i27 %trunc_ln708_2, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:37  %add_ln703_2 = add i27 %add_ln703, %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:38  %add_ln703_3 = add i27 %trunc_ln708_4, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:39  %add_ln703_4 = add i27 %trunc_ln708_5, 40960

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:40  %add_ln703_5 = add i27 %add_ln703_3, %add_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:41  %add_ln703_6 = add i27 %add_ln703_2, %add_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:42  %sub_ln1118_7 = sub i32 %shl_ln, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:43  %trunc_ln708_6 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_7, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:44  %sub_ln1118_8 = sub i32 0, %shl_ln1118_s

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:45  %trunc_ln708_7 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_8, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:46  %sub_ln1118_9 = sub i32 %shl_ln1118_1, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:47  %trunc_ln708_8 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_9, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:48  %sub_ln1118_10 = sub i32 0, %shl_ln1118_2

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:49  %trunc_ln708_9 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_10, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:50  %sub_ln1118_11 = sub i32 0, %shl_ln1118_3

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:51  %trunc_ln708_10 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_11, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:52  %sub_ln1118_12 = sub i32 0, %shl_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:53  %trunc_ln708_11 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_12, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:54  %sub_ln1118_13 = sub i32 0, %shl_ln1118_5

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:55  %trunc_ln708_12 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_13, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:56  %add_ln703_7 = add i27 %trunc_ln708_7, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:57  %add_ln703_8 = add i27 %trunc_ln708_9, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:58  %add_ln703_9 = add i27 %add_ln703_7, %add_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:59  %add_ln703_10 = add i27 %trunc_ln708_11, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:60  %add_ln703_11 = add i27 %trunc_ln708_12, -40960

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:61  %add_ln703_12 = add i27 %add_ln703_10, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:62  %acc_1_V = add i27 %add_ln703_9, %add_ln703_12

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="54" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:63  %mrv = insertvalue { i27, i27 } undef, i27 %add_ln703_6, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="54" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:64  %mrv_1 = insertvalue { i27, i27 } %mrv, i27 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:65  ret { i27, i27 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
