Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 31 17:04:05 2025
| Host         : kyungho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soda_machine_seg10_sb_timing_summary_routed.rpt -pb soda_machine_seg10_sb_timing_summary_routed.pb -rpx soda_machine_seg10_sb_timing_summary_routed.rpx -warn_on_violation
| Design       : soda_machine_seg10_sb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (10)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/tmp_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/tmp_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   98          inf        0.000                      0                   98           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/tot_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 4.401ns (46.021%)  route 5.162ns (53.979%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[6]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[6]/Q
                         net (fo=30, routed)          1.538     2.056    U2/tot_reg_n_0_[6]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.180 r  U2/seg_out_OBUF[5]_inst_i_9/O
                         net (fo=6, routed)           0.981     3.161    U2/seg_out_OBUF[5]_inst_i_9_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.285 r  U2/seg_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.790     4.075    U2/seg_out_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.199 r  U2/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.853     6.052    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.562 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.562    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.277ns  (logic 4.621ns (49.811%)  route 4.656ns (50.189%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[6]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[6]/Q
                         net (fo=30, routed)          1.538     2.056    U2/tot_reg_n_0_[6]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.180 r  U2/seg_out_OBUF[5]_inst_i_9/O
                         net (fo=6, routed)           0.858     3.038    U2/seg_out_OBUF[5]_inst_i_9_n_0
    SLICE_X65Y19         LUT3 (Prop_lut3_I0_O)        0.118     3.156 r  U2/seg_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.400     3.556    U2/seg_out_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.882 r  U2/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.861     5.742    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.277 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.277    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.421ns (47.672%)  route 4.853ns (52.328%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[6]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[6]/Q
                         net (fo=30, routed)          1.540     2.058    U2/tot_reg_n_0_[6]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.182 r  U2/seg_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.656     2.838    U2/seg_out_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  U2/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.645     3.608    U2/seg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.732 r  U2/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.012     5.743    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.275 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.275    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 4.394ns (47.595%)  route 4.838ns (52.405%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  U2/tot_reg[3]/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[3]/Q
                         net (fo=30, routed)          1.704     2.222    U2/p_0_in1_in[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.346 r  U2/seg_out_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.797     3.144    U2/seg_out_OBUF[5]_inst_i_8_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.268 r  U2/seg_out_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.701    U2/seg_out_OBUF[5]_inst_i_4_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.825 r  U2/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.903     5.728    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.233 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.233    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.079ns  (logic 4.419ns (48.677%)  route 4.659ns (51.323%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[5]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[5]/Q
                         net (fo=30, routed)          1.736     2.254    U2/tot_reg_n_0_[5]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.378 r  U2/seg_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.830    U2/seg_out_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.954 r  U2/seg_out_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.663     3.618    U2/seg_out_OBUF[1]_inst_i_4_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.742 r  U2/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.549    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.079 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.079    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.426ns (50.615%)  route 4.318ns (49.385%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  U2/tot_reg[3]/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[3]/Q
                         net (fo=30, routed)          1.527     2.045    U2/p_0_in1_in[0]
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124     2.169 r  U2/seg_out_OBUF[4]_inst_i_7/O
                         net (fo=4, routed)           0.824     2.993    U2/seg_out_OBUF[4]_inst_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  U2/seg_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.304     3.421    U2/seg_out_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.545 r  U2/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.208    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.744 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.744    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.410ns (50.477%)  route 4.327ns (49.523%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[6]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/tot_reg[6]/Q
                         net (fo=30, routed)          1.538     2.056    U2/tot_reg_n_0_[6]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.180 r  U2/seg_out_OBUF[5]_inst_i_9/O
                         net (fo=6, routed)           0.858     3.038    U2/seg_out_OBUF[5]_inst_i_9_n_0
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     3.162 r  U2/seg_out_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.264     3.426    U2/seg_out_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  U2/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.217    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.737 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.737    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_seg_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 4.307ns (57.654%)  route 3.164ns (42.346%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  U3/FSM_sequential_seg_state_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/FSM_sequential_seg_state_reg[0]/Q
                         net (fo=13, routed)          1.356     1.812    U3/Q[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.962 r  U3/seg_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.770    seg_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     7.471 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.471    seg_sel[1]
    U4                                                                r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_seg_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 4.083ns (55.975%)  route 3.211ns (44.025%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  U3/FSM_sequential_seg_state_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/FSM_sequential_seg_state_reg[0]/Q
                         net (fo=13, routed)          1.356     1.812    U3/Q[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.936 r  U3/seg_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.855     3.791    seg_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.294 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.294    seg_sel[0]
    U2                                                                r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.039ns (56.042%)  route 3.168ns (43.958%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  U2/d_reg/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/d_reg/Q
                         net (fo=1, routed)           3.168     3.686    d_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.208 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     7.208    d
    L1                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.627%)  route 0.191ns (56.373%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  U2/FSM_sequential_state_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U2/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.191     0.339    U2/FSM_sequential_state_reg_n_0_[2]
    SLICE_X64Y21         FDRE                                         r  U2/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  U2/FSM_sequential_state_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    U2/state[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  U2/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/next_state[0]
    SLICE_X63Y21         FDCE                                         r  U2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/tot_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  U2/tot_reg[0]/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U2/tot_reg[0]/Q
                         net (fo=9, routed)           0.079     0.243    U2/bcd3_out[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.372 r  U2/tot0_carry/O[1]
                         net (fo=1, routed)           0.000     0.372    U2/p_0_in__0[1]
    SLICE_X60Y17         FDRE                                         r  U2/tot_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/tot_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  U2/tot_reg[2]/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U2/tot_reg[2]/Q
                         net (fo=28, routed)          0.079     0.243    U2/bcd3_out[2]
    SLICE_X60Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.372 r  U2/tot0_carry/O[3]
                         net (fo=1, routed)           0.000     0.372    U2/p_0_in__0[3]
    SLICE_X60Y17         FDRE                                         r  U2/tot_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/tot_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[6]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U2/tot_reg[6]/Q
                         net (fo=30, routed)          0.091     0.255    U2/tot_reg_n_0_[6]
    SLICE_X60Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  U2/tot0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.384    U2/p_0_in__0[7]
    SLICE_X60Y18         FDRE                                         r  U2/tot_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tot_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/tot_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  U2/tot_reg[4]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U2/tot_reg[4]/Q
                         net (fo=30, routed)          0.091     0.255    U2/p_0_in[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.384 r  U2/tot0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.384    U2/p_0_in__0[5]
    SLICE_X60Y18         FDRE                                         r  U2/tot_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE                         0.000     0.000 r  U1/tmp_reg[10]/C
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[10]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[8]_i_1_n_5
    SLICE_X64Y15         FDCE                                         r  U1/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE                         0.000     0.000 r  U1/tmp_reg[14]/C
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[14]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[12]_i_1_n_5
    SLICE_X64Y16         FDCE                                         r  U1/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  U1/tmp_reg[22]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[22]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[20]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  U1/tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE                         0.000     0.000 r  U1/tmp_reg[2]/C
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[2]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[0]_i_1_n_5
    SLICE_X64Y13         FDCE                                         r  U1/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------





