// Seed: 3522237485
module module_0 #(
    parameter id_7 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire _id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = id_1;
  assign id_4 = id_8;
  logic [id_7 : 1 'b0 !=  -1] id_10;
  parameter id_11 = 1;
  wire id_12;
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  parameter [-1  &  id_6 : id_6] id_7 = 1'b0 + 1;
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_3,
      id_4,
      id_3,
      id_6,
      id_3,
      id_3
  );
  assign id_1[-1] = 1;
endmodule
