<!DOCTYPE HTML>
<!--
	Phantom by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Embedded Systems Shape the World</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
		<noscript><link rel="stylesheet" href="assets/css/noscript.css" /></noscript>
	</head>
	<body class="is-preload">
		<!-- Wrapper -->
			<div id="wrapper">

				<!-- Header -->
					<header id="header">
						<div class="inner">

							<!-- Nav -->
								<nav>
									<ul>
										<li><a href="#menu">Menu</a></li>
									</ul>
								</nav>

						</div>
					</header>

				<!-- Menu -->
					<nav id="menu">
						<h2>Menu</h2>
						<ul>
							<li><a href="index.html">Home</a></li>
							<li><a href="generic.html">Ipsum veroeros</a></li>
							<li><a href="generic.html">Tempus etiam</a></li>
							<li><a href="generic.html">Consequat dolor</a></li>
							<li><a href="elements.html">Elements</a></li>
						</ul>
					</nav>

				<!-- Main -->
					<div id="main">
						<div class="inner">
							<h1>Embedded Systems Shape the World</h1>
							<span class="image main"><img src="/Users/garges/Documents/Personal Portfolio Website Development/images/Squarespace/Embedded Systems Shape the World/TM4C123G.jpeg" alt="" /></span>
<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=IVeH6A3MiFyaSEiudUMXE5bd9NUM7myrQQz30yPaGQ4');.lst-kix_20vgao44yk96-1>li{counter-increment:lst-ctn-kix_20vgao44yk96-1}ol.lst-kix_vfsnr3w1n8v4-4.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-4 0}.lst-kix_m3knn1sv9fzb-8>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-8,lower-roman) ". "}ol.lst-kix_m3knn1sv9fzb-0{list-style-type:none}.lst-kix_m3knn1sv9fzb-5>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-5,lower-roman) ". "}.lst-kix_m3knn1sv9fzb-6>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-6,decimal) ". "}ol.lst-kix_m3knn1sv9fzb-2{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-1{list-style-type:none}.lst-kix_m3knn1sv9fzb-7>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-7,lower-latin) ". "}.lst-kix_m3knn1sv9fzb-2>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-2}.lst-kix_m3knn1sv9fzb-1>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-1,lower-latin) ". "}.lst-kix_m3knn1sv9fzb-2>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-2,lower-roman) ". "}.lst-kix_m3knn1sv9fzb-0>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-0,decimal) ". "}.lst-kix_m3knn1sv9fzb-4>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-4,lower-latin) ". "}.lst-kix_20vgao44yk96-3>li:before{content:"\0025cf  "}.lst-kix_m3knn1sv9fzb-3>li:before{content:"" counter(lst-ctn-kix_m3knn1sv9fzb-3,decimal) ". "}.lst-kix_20vgao44yk96-2>li:before{content:"\0025a0  "}.lst-kix_20vgao44yk96-1>li:before{content:"" counter(lst-ctn-kix_20vgao44yk96-1,lower-latin) ". "}.lst-kix_ceazcjic3kyr-2>li:before{content:"\0025a0  "}.lst-kix_vfsnr3w1n8v4-8>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-8,lower-roman) ". "}.lst-kix_ceazcjic3kyr-1>li:before{content:"\0025cb  "}.lst-kix_ceazcjic3kyr-0>li:before{content:"\0025cf  "}ul.lst-kix_ceazcjic3kyr-0{list-style-type:none}.lst-kix_vfsnr3w1n8v4-6>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-6,decimal) ". "}ul.lst-kix_ceazcjic3kyr-1{list-style-type:none}.lst-kix_20vgao44yk96-0>li:before{content:"\0025cf  "}ul.lst-kix_ceazcjic3kyr-2{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-5.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-5 0}.lst-kix_vfsnr3w1n8v4-7>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-7,lower-latin) ". "}ul.lst-kix_ceazcjic3kyr-3{list-style-type:none}.lst-kix_vfsnr3w1n8v4-8>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-8}ol.lst-kix_m3knn1sv9fzb-2.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-2 0}ol.lst-kix_vfsnr3w1n8v4-0{list-style-type:none}.lst-kix_m3knn1sv9fzb-4>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-4}ul.lst-kix_ceazcjic3kyr-4{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-5{list-style-type:none}ul.lst-kix_ceazcjic3kyr-5{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-6{list-style-type:none}ul.lst-kix_ceazcjic3kyr-6{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-8.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-8 0}ol.lst-kix_vfsnr3w1n8v4-7{list-style-type:none}ul.lst-kix_ceazcjic3kyr-7{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-8{list-style-type:none}ul.lst-kix_ceazcjic3kyr-8{list-style-type:none}.lst-kix_m3knn1sv9fzb-1>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-1}ol.lst-kix_vfsnr3w1n8v4-1{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-2{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-3{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-4{list-style-type:none}ol.lst-kix_vfsnr3w1n8v4-6.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-6 0}.lst-kix_m3knn1sv9fzb-5>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-5}ol.lst-kix_vfsnr3w1n8v4-2.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-2 0}.lst-kix_vfsnr3w1n8v4-2>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-2,lower-roman) ". "}.lst-kix_vfsnr3w1n8v4-3>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-3,decimal) ". "}.lst-kix_vfsnr3w1n8v4-4>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-4,lower-latin) ". "}.lst-kix_j3zbqqeeb61y-2>li:before{content:"\0025a0  "}.lst-kix_j3zbqqeeb61y-0>li:before{content:"\0025cf  "}.lst-kix_j3zbqqeeb61y-1>li:before{content:"\0025cb  "}.lst-kix_vfsnr3w1n8v4-5>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-5,lower-roman) ". "}ol.lst-kix_m3knn1sv9fzb-4.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-4 0}.lst-kix_ceazcjic3kyr-3>li:before{content:"\0025cf  "}.lst-kix_ceazcjic3kyr-4>li:before{content:"\0025cb  "}.lst-kix_20vgao44yk96-4>li:before{content:"\0025cb  "}.lst-kix_20vgao44yk96-5>li:before{content:"\0025a0  "}.lst-kix_j3zbqqeeb61y-3>li:before{content:"\0025cf  "}.lst-kix_ceazcjic3kyr-5>li:before{content:"\0025a0  "}.lst-kix_ceazcjic3kyr-7>li:before{content:"\0025cb  "}.lst-kix_20vgao44yk96-7>li:before{content:"\0025cb  "}.lst-kix_j3zbqqeeb61y-4>li:before{content:"\0025cb  "}.lst-kix_j3zbqqeeb61y-5>li:before{content:"\0025a0  "}.lst-kix_20vgao44yk96-6>li:before{content:"\0025cf  "}.lst-kix_vfsnr3w1n8v4-1>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-1,lower-latin) ". "}.lst-kix_ceazcjic3kyr-6>li:before{content:"\0025cf  "}ol.lst-kix_m3knn1sv9fzb-3.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-3 0}.lst-kix_vfsnr3w1n8v4-0>li:before{content:"" counter(lst-ctn-kix_vfsnr3w1n8v4-0,decimal) ". "}.lst-kix_vfsnr3w1n8v4-7>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-7}.lst-kix_j3zbqqeeb61y-6>li:before{content:"\0025cf  "}.lst-kix_j3zbqqeeb61y-7>li:before{content:"\0025cb  "}.lst-kix_vfsnr3w1n8v4-4>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-4}ol.lst-kix_vfsnr3w1n8v4-7.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-7 0}ol.lst-kix_vfsnr3w1n8v4-1.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-1 0}.lst-kix_20vgao44yk96-8>li:before{content:"\0025a0  "}.lst-kix_ceazcjic3kyr-8>li:before{content:"\0025a0  "}.lst-kix_m3knn1sv9fzb-8>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-8}.lst-kix_j3zbqqeeb61y-8>li:before{content:"\0025a0  "}.lst-kix_vfsnr3w1n8v4-1>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-1}ol.lst-kix_m3knn1sv9fzb-6.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-6 0}ol.lst-kix_20vgao44yk96-1{list-style-type:none}.lst-kix_vfsnr3w1n8v4-3>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-3}.lst-kix_m3knn1sv9fzb-7>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-7}ol.lst-kix_vfsnr3w1n8v4-8.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-8 0}.lst-kix_m3knn1sv9fzb-6>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-6}ol.lst-kix_vfsnr3w1n8v4-0.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-0 0}ol.lst-kix_vfsnr3w1n8v4-5.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-5 0}.lst-kix_vfsnr3w1n8v4-2>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-2}ol.lst-kix_vfsnr3w1n8v4-3.start{counter-reset:lst-ctn-kix_vfsnr3w1n8v4-3 0}.lst-kix_vfsnr3w1n8v4-5>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-5}ol.lst-kix_m3knn1sv9fzb-1.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-1 0}.lst-kix_vfsnr3w1n8v4-0>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-0}.lst-kix_vfsnr3w1n8v4-6>li{counter-increment:lst-ctn-kix_vfsnr3w1n8v4-6}ol.lst-kix_m3knn1sv9fzb-0.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-0 0}.lst-kix_m3knn1sv9fzb-3>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-3}ol.lst-kix_m3knn1sv9fzb-7.start{counter-reset:lst-ctn-kix_m3knn1sv9fzb-7 0}.lst-kix_m3knn1sv9fzb-0>li{counter-increment:lst-ctn-kix_m3knn1sv9fzb-0}ul.lst-kix_20vgao44yk96-0{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-8{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-5{list-style-type:none}ul.lst-kix_20vgao44yk96-4{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-4{list-style-type:none}ul.lst-kix_20vgao44yk96-3{list-style-type:none}li.li-bullet-0:before{margin-left:-18pt;white-space:nowrap;display:inline-block;min-width:18pt}ul.lst-kix_j3zbqqeeb61y-7{list-style-type:none}ul.lst-kix_20vgao44yk96-2{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-6{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-1{list-style-type:none}ul.lst-kix_20vgao44yk96-8{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-8{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-0{list-style-type:none}ul.lst-kix_20vgao44yk96-7{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-7{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-3{list-style-type:none}ul.lst-kix_20vgao44yk96-6{list-style-type:none}ul.lst-kix_j3zbqqeeb61y-2{list-style-type:none}ul.lst-kix_20vgao44yk96-5{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-4{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-3{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-6{list-style-type:none}ol.lst-kix_m3knn1sv9fzb-5{list-style-type:none}ol.lst-kix_20vgao44yk96-1.start{counter-reset:lst-ctn-kix_20vgao44yk96-1 0}ol{margin:0;padding:0}table td,table th{padding:0}.c1{color:#000000;font-weight:300;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Montserrat";font-style:normal}.c3{margin-left:72pt;padding-top:0pt;padding-left:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c8{-webkit-text-decoration-skip:none;color:#1155cc;font-weight:300;text-decoration:underline;text-decoration-skip-ink:none;font-family:"Montserrat"}.c0{margin-left:36pt;padding-top:0pt;padding-left:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c17{color:#000000;text-decoration:none;vertical-align:baseline;font-size:23pt;font-style:normal}.c5{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:left;height:11pt}.c14{padding-top:0pt;padding-bottom:6pt;line-height:1.0;text-align:center}.c11{padding-top:0pt;padding-bottom:12pt;line-height:1.0;text-align:center}.c6{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c10{padding-top:12pt;padding-bottom:12pt;line-height:1.0;text-align:left}.c7{padding-top:0pt;padding-bottom:12pt;line-height:1.0;text-align:left}.c12{background-color:#ffffff;max-width:468pt;padding:72pt 72pt 72pt 72pt}.c9{font-weight:300;font-family:"Montserrat"}.c13{orphans:2;widows:2}.c4{padding:0;margin:0}.c2{color:inherit;text-decoration:inherit}.c16{height:11pt}.c15{font-style:italic}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c12 doc-content"><h1 class="c14" id="h.q96ccixynblm"><span class="c9 c17">E.S.R.E.A.M.</span></h1><p class="c11"><span class="c1">(Embedded Systems Rule Everything Around Me)</span></p><p class="c7"><span class="c1">Summary:</span></p><p class="c6"><span class="c9">University of Texas Austin offers a free self-paced online course </span><span class="c9 c15">Embedded Systems - Shape The World </span><span class="c1">which utilizes a Texas Instruments TM4C123 development board which utilizes a high performance 32-bit ARM Cortex M4F based MCU. The course has three capstone projects: <br><br>(1) A traffic light controller </span></p><p class="c6"><span class="c1">(2) A smart object with in system as part of the Internet of Things </span></p><p class="c6"><span class="c1">(3) A personal fitness device with Bluetooth connectivity.</span></p><p class="c5"><span class="c1"></span></p><p class="c7"><span class="c1">The course covers the following topics:</span></p><ul class="c4 lst-kix_j3zbqqeeb61y-0 start"><li class="c0 li-bullet-0"><span class="c1">Understanding of embedded systems using modular design and abstraction</span></li><li class="c0 li-bullet-0"><span class="c1">C programming: considering both function and style</span></li><li class="c0 li-bullet-0"><span class="c1">Build and test circuits with switches, LEDs, resistors, potentiometers, and liquid crystal displays</span></li><li class="c0 li-bullet-0"><span class="c1">Synchronizing hardware and software input/output with switches, lights, sound, sensors. motors, and liquid crystal displays </span></li><li class="c0 li-bullet-0"><span class="c1">Learn how to solve problems using a finite state machine</span></li><li class="c0 li-bullet-0"><span class="c1">Debug using oscilloscopes, logic analyzers, and software instrumentation</span></li><li class="c0 li-bullet-0"><span class="c1">Learn how to read a data sheet</span></li><li class="c0 li-bullet-0"><span class="c1">Construct traffic light controller</span></li><li class="c0 li-bullet-0"><span class="c1">Implement an I/O driver and multi-threaded programming using interrupts</span></li><li class="c0 li-bullet-0"><span class="c1">Construct a smart object and create a system as part of the Internet of Things</span></li><li class="c0 li-bullet-0"><span class="c1">Learn how to build your own real-time operating system</span></li><li class="c0 li-bullet-0"><span class="c1">Learn about modular design while creating a personal fitness device</span></li><li class="c0 li-bullet-0"><span class="c1">Learn about Bluetooth communication</span></li></ul><p class="c5"><span class="c1"></span></p><p class="c6"><span class="c9">(1) </span><span class="c8"><a class="c2" href="https://www.google.com/url?q=https://www.edx.org/course/embedded-systems-shape-world-utaustinx-ut-6-10x&amp;sa=D&amp;source=editors&amp;ust=1665995045180294&amp;usg=AOvVaw3_dT_YxEr2v-KvsFjFCoB0">Embedded Systems - Shape The World: Microcontroller Input/Output</a></span></p><p class="c6"><span class="c9">(2) </span><span class="c8"><a class="c2" href="https://www.google.com/url?q=https://www.edx.org/course/embedded-systems-shape-world-multi-utaustinx-ut-6-20x%23!&amp;sa=D&amp;source=editors&amp;ust=1665995045180671&amp;usg=AOvVaw0WUMfJ0mUEQC4-bkQWA4EJ">Embedded Systems - Shape The World: Multi-Threaded Interfacing</a></span></p><p class="c6"><span class="c9">(3) </span><span class="c8"><a class="c2" href="https://www.google.com/url?q=https://www.edx.org/course/real-time-bluetooth-networks-shape-world-utaustinx-ut-rtbn-12-01x-0&amp;sa=D&amp;source=editors&amp;ust=1665995045180988&amp;usg=AOvVaw1eXtp63G9R9ihK_O0J5tbk">Real-Time Bluetooth Networks - Shape the World</a></span></p><p class="c5"><span class="c1"></span></p><p class="c6"><span class="c9">For updated code for labs, please see my </span><span class="c8"><a class="c2" href="https://www.google.com/url?q=https://github.com/DennitchGlitchie/Embedded-Systems-Shape-The-World-Lab7-HeartBlock&amp;sa=D&amp;source=editors&amp;ust=1665995045181397&amp;usg=AOvVaw1xgnb3wGarFLxJ-TxeLEhN">Github project</a></span><span class="c1">:</span></p><p class="c5"><span class="c1"></span></p><p class="c6"><span class="c1">Personal Learning Notes with Lab 12 Hardware Interrupts:</span></p><ul class="c4 lst-kix_ceazcjic3kyr-0 start"><li class="c0 li-bullet-0"><span class="c1">On the ARM Cortex-M process, exceptions include resets, software interrupts and hardware interrupts.</span></li><li class="c0 li-bullet-0"><span class="c1">Interrupts on the Cortex-M are controlled by the Nested Vectored INterrupt Controller (NVIC). </span></li><li class="c0 li-bullet-0"><span class="c1">Each exception (interrupt) has an associated 32-bit vector that points to the memory location where the ISR that handles the exception is located.</span></li><li class="c0 li-bullet-0"><span class="c1">Vectors are stored in ROM at the beginning of memory.</span></li><li class="c0 li-bullet-0"><span class="c1">DCD command is an assembler pseudo-op that defines a 32-bit constant. </span></li><li class="c0 li-bullet-0"><span class="c1">A Psuedo-operation is an instruction to the assembler that does not generate any machine code. The assembler resolves pseudo-ops during assembly, unlike machine instructions, which are resolved only at runtime. </span></li><li class="c0 li-bullet-0"><span class="c1">Each type of interrupt has: Vector address (0x00000040); Number (16); IRQ (0); ISR name in Startup.s (GPIOPortA_Handler); NVIC (NVIC_PRI0_R); Priority bits (7-5)</span></li><li class="c0 li-bullet-0"><span class="c1">Vector priority is 3 bits but priority is 1-&gt;8?</span></li><li class="c0 li-bullet-0"><span class="c1">Interrupt numbers before 16 contain the faults, software interrupt and SysTick; these interrupts will be handled differently from interrupts 16 and up.</span></li><li class="c0 li-bullet-0"><span class="c1">Interrupts have both an enable register (NVIC_EN0_R 1 bit), a disable register (NVIC_DIS0_R 1 bit), a priority register (NVIC_PRI0_R 3 bits) </span></li><li class="c0 li-bullet-0"><span class="c1">Find the priority register m where m = n/4 where n is the IRQ number, priority registers have 4 interrupt priorites within it 5-7, 13-15, 21-23, 29-31</span></li><li class="c0 li-bullet-0"><span class="c1">Each vector address (vector table) is for bits long starting with IRQ 0 at 0x00000040</span></li><li class="c0 li-bullet-0"><span class="c1">There exists a register called PRIMASK which shows whether interrupts are enabled (&quot;the I bit&quot;) as a 0</span></li><li class="c0 li-bullet-0"><span class="c1">There exists a IPSR register where 0 means Thread Mode vs a non-zero value which is Handler Mode</span></li><li class="c0 li-bullet-0"><span class="c1">There exists a BASEPRI register: when BASEPRI register is zero, all interrupts are allowed and the BASEPRI register is not active.</span></li><li class="c0 li-bullet-0"><span class="c1">SysTick counter goes from 1 to 0, the Count flag in NVIC_ST_CTRL_R register is set triggering an interrupt. </span></li><li class="c0 li-bullet-0"><span class="c1">The current instruction is finished</span></li><li class="c0 li-bullet-0"><span class="c1">Eight registers are pushed on the stack with R0 on top followed by R1, R2, R3, R12, LR (load register), PC (program counter), and PSR</span></li><li class="c0 li-bullet-0"><span class="c1">The vector address is loaded in to the PC (this is the vector address 0x0000003C) </span></li><li class="c0 li-bullet-0"><span class="c1">ISPR register is set to 15 (this is the interrupt &quot;number&quot;)</span></li><li class="c0 li-bullet-0"><span class="c1">The top 24 bits of LR are set to 0xFFFFFF, signifying the processor is executing an ISR.</span></li><li class="c0 li-bullet-0"><span class="c1">The bottom 8 bits specify how to return from the interrupt: 0xF9 Return to Thread mode MSP (there are other ways, but this is this class)</span></li><li class="c0 li-bullet-0"><span class="c1">To return from an interrupt, the ISR executes the typical function return BX LR</span></li><li class="c0 li-bullet-0"><span class="c1">BX means branch and exchange the next instruction set</span></li><li class="c0 li-bullet-0"><span class="c1">LR being 0xFFFFFFXX the ISR knows to pop eight registers off the stack.</span></li><li class="c0 li-bullet-0"><span class="c1">LR being 0XFFFFFFF9 the ISR knows to return to thread mode using the MSP as its stack pointer.</span></li><li class="c0 li-bullet-0"><span class="c1">When one ISR executes immediately after another (Tail chaining) the LR is set to 0xFFFFFFF1 which is a return to handler mode using the MSP as its stack pointer.</span></li><li class="c0 li-bullet-0"><span class="c1">Optimization occurs because the registers don&#39;t need to be popped</span></li><li class="c0 li-bullet-0"><span class="c1">Priority determines the order of service when two or more requests are made simultaneously. Two requests with the same priority will not interrupt each other</span></li></ul><ul class="c4 lst-kix_20vgao44yk96-0 start"><li class="c0 li-bullet-0"><span class="c1">Any of the digital I/O pins on the TM4C family can be configured for edge triggering. </span></li><li class="c0 li-bullet-0"><span class="c1">First enable its clock in the Run Mode Clock Gating Control Register 2 (RCGC2).</span></li><li class="c0 li-bullet-0"><span class="c1">For each bit we wish to use we must set the DEN (Digital Enable) bit to be a regular digital input.</span></li><li class="c0 li-bullet-0"><span class="c1">To use edge triggered interrupts we need to clear the corresponding bits in the PCTL register and AFSEL (Alternate Function Select) register. </span></li><li class="c0 li-bullet-0"><span class="c1">We clear DIR (Direction) bits to make them input.</span></li><li class="c0 li-bullet-0"><span class="c1">On this microcontroller only PD7 and PF0 need to be unlocked. </span></li><li class="c0 li-bullet-0"><span class="c1">We clear bits in the AMSEL register to disable analog function</span></li><li class="c0 li-bullet-0"><span class="c1">Can interrupt on levels and interrupt on edges. Most of the time we use edges.</span></li><li class="c0 li-bullet-0"><span class="c1">Clearing the IS (Interrupt Sense) bit configures the bit for edge triggering.</span></li><li class="c0 li-bullet-0"><span class="c1">Write to IBE (Interrupt Both Edges) and IEV (Interrupt Events) bits to define the active edge.</span></li><li class="c0 li-bullet-0"><span class="c1">Clear the IME (Interrupt Mask Enable) bits if we are using a busy-wait synchronization; set the IME to use interrupt synchronization.</span></li><li class="c0 li-bullet-0"><span class="c1">Remember there is a local enable in NVIC_EN0_R, and a global enable in PRIMASK (I bit)</span></li><li class="c0 li-bullet-0"><span class="c1">GPIO_PORTF_IM_R (Arm bit), GPIO_PORTF_RIS_R (Trigger bit), GPIO_PORTF_ICR_R &nbsp;(Clear Bit)</span></li><li class="c0 li-bullet-0"><span class="c1">When an interrupt has occurred for a specific Digital I/O, the hardware sets the RIS (Raw Interrupt Status) bit and the software clears it.</span></li><li class="c0 li-bullet-0"><span class="c1">Even if the IME bit is set to disable the interrupt, the hardware will still set the RIS bit when the interrupt would have occurred.</span></li><li class="c0 li-bullet-0"><span class="c1">The RIS bits are read only</span></li><li class="c0 li-bullet-0"><span class="c1">The software can acknowledge the event by writing ones to the corresponding IC (Interrupt Clear) bit in the GPIO_PORTA_IC_R register.</span></li><li class="c0 li-bullet-0"><span class="c1">For on board switches, we need to enable the pull-up or pull-down resistors. Setting PUE or PDE will give a 13k -&gt; 30k pull up/down resistor.</span></li><li class="c0 li-bullet-0"><span class="c1">Five conditions must be simultaneously true for an edge-triggered interrupt to be requested:</span></li></ul><ol class="c4 lst-kix_20vgao44yk96-1 start" start="1"><li class="c3 li-bullet-0"><span class="c1">The trigger flag bit is set (RIS)</span></li><li class="c3 li-bullet-0"><span class="c1">The arm bit is set (IME)</span></li><li class="c3 li-bullet-0"><span class="c1">The level of the edge-triggered interrupt must be less than BASEPRI</span></li><li class="c3 li-bullet-0"><span class="c1">The edge-triggered interrupt must be enabled in the NVIC_EN0_R</span></li><li class="c3 li-bullet-0"><span class="c1">The I bit, bit 0 of the special register PRIMASK, is 0</span></li></ol><ul class="c4 lst-kix_20vgao44yk96-0"><li class="c0 li-bullet-0"><span class="c1">If two or more triggers share the same vector, these requests are called polled interrupts, and the ISR must determine which trigger generated the interrupt. If the requests have separate vectors, then these requests are called vectored interrupts and the ISR know which trigger caused the interrupt.</span></li><li class="c0 li-bullet-0"><span class="c1">Two ways of dealing with switch debounce:</span></li></ul><ol class="c4 lst-kix_20vgao44yk96-1 start" start="1"><li class="c3 li-bullet-0"><span class="c1">Recognize the switch transition, disarm interrupts for 10ms, and then rearm after 10ms</span></li><li class="c3 li-bullet-0"><span class="c1">Record the time of the switch transition and ignore if previous transition is less than 10ms ag0</span></li></ol><ul class="c4 lst-kix_20vgao44yk96-0"><li class="c0 li-bullet-0"><span class="c1">If we wish to run a piece of code at regular intervals we can use a periodic interrupt via SysTick timer.</span></li><li class="c0 li-bullet-0"><span class="c1">Intermittent/periodic polling vs. busy-wait synchronization: Main program polls the I/O devices continuously VS. the I/O devices are polled on a regular basis (established by the periodic interrupt. If no device needs service, then the interrupt simply returns. </span></li><li class="c0 li-bullet-0"><span class="c1">Latency is defined as the elapsed time between a request for service and the servicing of that request.</span></li><li class="c0 li-bullet-0"><span class="c1">Want to use periodic polling under the following conditions: The I/O hardware cannot generate interrupts direct AND/OR? we wish to perform I/O functions in the background.</span></li><li class="c0 li-bullet-0"><span class="c1">For SysTick the following registers will be used: NVIC_ST_CTRL_R (SysTick enable), NVI_ST_RELOAD_R (reload value), NVIC_ST_CURRENT_R (Current value, and reset w/ write), NVIC_SYS_PRI3_R (priority + Systick interrupt enable)</span></li></ul><p class="c10 c16"><span class="c1"></span></p><p class="c10"><span class="c1">&nbsp;</span></p><p class="c5"><span class="c1"></span></p><p class="c5 c13"><span class="c1"></span></p></body></html>
<iframe width="420" height="315"
src="https://www.youtube.com/embed/-mB_iAenOg8">
</iframe>
						</div>
					</div>



			</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>