library IEEE;
use IEEE.std_logic_1164.all;

entity bird_dead_seg7 is 
  port (bird_dead : in std_logic;
		  leds : out std_logic_vector(7 downto 0));	
end entity bird_dead_seg7;

architecture behaviour of bird_dead_seg7 is
  begin
    process(bird_dead)
      begin
        case bird_dead is    --abcdefgDP--
			 when '0' => leds <= "11000000"; --0
			 when '1' => leds <= "11111001"; --1
		  end case;
	 end process;
end behaviour;