#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 30 10:29:18 2022
# Process ID: 45521
# Current directory: /tools/BESSPIN-GFE/vivado/SoC_p2_zc706
# Command line: vivado SoC_p2_zc706.xpr
# Log file: /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/vivado.log
# Journal file: /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/vivado.jou
# Running On: cseekdmsim1, OS: Linux, CPU Frequency: 1000.217 MHz, CPU Physical cores: 24, Host memory: 99918 MB
#-----------------------------------------------------------
start_gui
open_project SoC_p2_zc706.xpr
upgrade_project -migrate_output_products
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {p2_ddr3_axi_uart16550_0_0 p2_ddr3_axi_bram_ctrl_0_bram_0 p2_ddr3_smartconnect_0_0 p2_ddr3_axi_bram_ctrl_0_0 p2_ddr3_axi_clock_converter_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {p2_ddr3_axi_uart16550_0_0 p2_ddr3_axi_bram_ctrl_0_bram_0 p2_ddr3_smartconnect_0_0 p2_ddr3_axi_bram_ctrl_0_0 p2_ddr3_axi_clock_converter_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/p2_ddr3.bd]
catch { config_ip_cache -export [get_ips -all p2_ddr3_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all p2_ddr3_axi_clock_converter_0_0] }
catch { config_ip_cache -export [get_ips -all p2_ddr3_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all p2_ddr3_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all p2_ddr3_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/p2_ddr3.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/p2_ddr3.bd]
launch_runs p2_ddr3_mig_7series_0_0_synth_1 p2_ddr3_axi_uart16550_0_0_synth_1 p2_ddr3_axi_clock_converter_0_0_synth_1 p2_ddr3_smartconnect_0_0_synth_1 p2_ddr3_axi_bram_ctrl_0_0_synth_1 p2_ddr3_axi_bram_ctrl_0_bram_0_synth_1 -jobs 48
wait_on_run p2_ddr3_mig_7series_0_0_synth_1
wait_on_run p2_ddr3_axi_uart16550_0_0_synth_1
wait_on_run p2_ddr3_axi_clock_converter_0_0_synth_1
wait_on_run p2_ddr3_smartconnect_0_0_synth_1
wait_on_run p2_ddr3_axi_bram_ctrl_0_0_synth_1
wait_on_run p2_ddr3_axi_bram_ctrl_0_bram_0_synth_1
export_simulation -of_objects [get_files /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/p2_ddr3.bd] -directory /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.ip_user_files/sim_scripts -ip_user_files_dir /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.ip_user_files -ipstatic_source_dir /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.cache/compile_simlib/modelsim} {questa=/tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.cache/compile_simlib/questa} {xcelium=/tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.cache/compile_simlib/xcelium} {vcs=/tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.cache/compile_simlib/vcs} {riviera=/tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_b.prj} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {reset} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr3_sdram} -objects [get_bd_cells mig_7series_0]
generate_target all [get_files  /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/ip/p2_ddr3_mig_7series_0_0/p2_ddr3_mig_7series_0_0.xci]
reset_run p2_ddr3_smartconnect_0_0_synth_1
save_bd_design
reset_run synth_1
reset_run p2_ddr3_mig_7series_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
open_bd_design {/tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/p2_ddr3.bd}
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells axi_bram_ctrl_0_bram]
endgroup
startgroup
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {/tools/BESSPIN-GFE/vivado/riscv-example.coe}] [get_bd_cells axi_bram_ctrl_0_bram]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_clock_converter_0_M_AXI}]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_clock_converter_0_M_AXI } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {xilinx_jtag_0_tdi }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {mkP2_Core_0_jtag_tdo }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets mkP2_Core_0_jtag_tdo] {PROBE_TYPE "Data and Trigger" CLK_SRC "/mig_7series_0/ui_addn_clk_0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets xilinx_jtag_0_tdi] {PROBE_TYPE "Data and Trigger" CLK_SRC "/mig_7series_0/ui_addn_clk_0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
save_bd_design
reset_run synth_1
reset_run p2_ddr3_axi_bram_ctrl_0_bram_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
