INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:12:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 buffer5/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer14/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        10.813ns  (logic 2.216ns (20.493%)  route 8.597ns (79.507%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1453, unset)         0.508     0.508    buffer5/control/clk
    SLICE_X12Y137        FDRE                                         r  buffer5/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer5/control/fullReg_reg/Q
                         net (fo=142, routed)         0.855     1.595    buffer5/control/fullReg_reg_0
    SLICE_X2Y129         LUT3 (Prop_lut3_I2_O)        0.119     1.714 f  buffer5/control/minusOp_carry_i_97/O
                         net (fo=1, routed)           0.293     2.007    cmpi1/buffer5_outs[5]
    SLICE_X2Y130         LUT6 (Prop_lut6_I4_O)        0.127     2.134 r  cmpi1/minusOp_carry_i_70/O
                         net (fo=1, routed)           0.356     2.489    cmpi1/minusOp_carry_i_70_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.680 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.680    cmpi1/minusOp_carry_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.729 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.729    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.778 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.778    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.827 f  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=38, routed)          0.779     3.607    buffer14/control/result[0]
    SLICE_X15Y135        LUT5 (Prop_lut5_I0_O)        0.049     3.656 r  buffer14/control/fullReg_i_4__7/O
                         net (fo=1, routed)           0.454     4.110    buffer1/fifo/Full_reg_1
    SLICE_X15Y141        LUT5 (Prop_lut5_I4_O)        0.129     4.239 r  buffer1/fifo/fullReg_i_2__2/O
                         net (fo=52, routed)          0.664     4.903    buffer9/control/p_2_in
    SLICE_X0Y138         LUT6 (Prop_lut6_I4_O)        0.043     4.946 r  buffer9/control/dataReg[8]_i_1__0/O
                         net (fo=2, routed)           0.224     5.171    buffer2/control/D[1]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.051     5.222 r  buffer2/control/outs[8]_i_2/O
                         net (fo=5, routed)           0.547     5.769    cmpi0/buffer2_outs[8]
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.129     5.898 r  cmpi0/i__i_47/O
                         net (fo=1, routed)           0.282     6.180    cmpi0/i__i_47_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.442 r  cmpi0/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     6.442    cmpi0/i__i_26_n_0
    SLICE_X5Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.491 r  cmpi0/i__i_16/CO[3]
                         net (fo=1, routed)           0.000     6.491    cmpi0/i__i_16_n_0
    SLICE_X5Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.540 r  cmpi0/i__i_10/CO[3]
                         net (fo=11, routed)          0.723     7.263    buffer8/fifo/result[0]
    SLICE_X14Y144        LUT3 (Prop_lut3_I0_O)        0.051     7.314 r  buffer8/fifo/i__i_7/O
                         net (fo=7, routed)           0.308     7.622    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_9
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.132     7.754 f  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_i_3__18/O
                         net (fo=9, routed)           0.435     8.189    control_merge2/tehb/control/transmitValue_reg_21
    SLICE_X17Y139        LUT5 (Prop_lut5_I0_O)        0.054     8.243 f  control_merge2/tehb/control/dataReg[6]_i_7/O
                         net (fo=16, routed)          0.387     8.630    control_merge2/tehb/control/transmitValue_reg_0
    SLICE_X17Y135        LUT6 (Prop_lut6_I4_O)        0.131     8.761 r  control_merge2/tehb/control/transmitValue_i_5/O
                         net (fo=2, routed)           0.403     9.163    fork13/control/generateBlocks[0].regblock/transmitValue_i_2__6_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.043     9.206 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__10/O
                         net (fo=1, routed)           0.304     9.510    fork12/control/generateBlocks[5].regblock/transmitValue_reg_6
    SLICE_X17Y135        LUT4 (Prop_lut4_I1_O)        0.054     9.564 r  fork12/control/generateBlocks[5].regblock/transmitValue_i_2__6/O
                         net (fo=2, routed)           0.398     9.962    fork12/control/generateBlocks[5].regblock/transmitValue_i_2__6_n_0
    SLICE_X14Y136        LUT6 (Prop_lut6_I0_O)        0.131    10.093 r  fork12/control/generateBlocks[5].regblock/fullReg_i_3__1/O
                         net (fo=14, routed)          0.520    10.613    buffer14/control/anyBlockStop
    SLICE_X6Y139         LUT6 (Prop_lut6_I1_O)        0.043    10.656 r  buffer14/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.666    11.321    buffer14/control_n_13
    SLICE_X5Y131         FDRE                                         r  buffer14/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=1453, unset)         0.483    14.183    buffer14/clk
    SLICE_X5Y131         FDRE                                         r  buffer14/dataReg_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X5Y131         FDRE (Setup_fdre_C_CE)      -0.194    13.953    buffer14/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  2.632    




