#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 21 15:23:34 2020
# Process ID: 11012
# Current directory: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13784 E:\Project\Personal\StereoVision\Project_FPGA\Stereo-Display-ZYNQ\SingalDisplay\system.xpr
# Log file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/vivado.log
# Journal file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {3141 -35} [get_bd_intf_ports IIC_0_0]
set_property location {2713 -46} [get_bd_intf_ports IIC_0_0]
set_property location {3134 -38} [get_bd_intf_ports IIC_0_0]
set_property location {3130 -53} [get_bd_intf_ports FIXED_IO_0]
undo
set_property location {3128 -45} [get_bd_intf_ports IIC_0_0]
set_property location {3137 -67} [get_bd_intf_ports FIXED_IO_0]
set_property location {3138 -54} [get_bd_intf_ports FIXED_IO_0]
set_property location {3130 -28} [get_bd_intf_ports IIC_0_0]
set_property location {3130 -57} [get_bd_intf_ports FIXED_IO_0]
set_property location {3131 -43} [get_bd_intf_ports IIC_0_0]
set_property location {3131 -79} [get_bd_intf_ports DDR_0]
set_property location {3134 -100} [get_bd_intf_ports GPIO_0_0]
set_property location {-78 -162} [get_bd_ports cmos_xclk_o_0]
set_property location {-74 -173} [get_bd_ports cmos_xclk_o_0]
set_property location {-79 -137} [get_bd_ports cmos_xclk_o_0]
save_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/Repository/MyIPcoreLib/FPGA-IPcore-Library [current_project]
update_ip_catalog
reset_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
set_property location {4 1418 -247} [get_bd_cells axi_interconnect_0]
set_property location {4 1408 -232} [get_bd_cells axi_interconnect_0]
set_property location {4 1409 -217} [get_bd_cells axi_interconnect_0]
set_property location {4 1407 -217} [get_bd_cells axi_interconnect_0]
set_property location {4 1418 -227} [get_bd_cells axi_interconnect_0]
set_property location {4 1412 -215} [get_bd_cells axi_interconnect_0]
make_wrapper -files [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.ip_user_files -ipstatic_source_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/questa} {riviera=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.ip_user_files -ipstatic_source_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/questa} {riviera=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system_wrapper/system_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system_wrapper/system_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalDisplay/system_wrapper/system_wrapper.xsa
