0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240517_UART/20240517_UART.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sim_1/imports/new/tb_UART.v,1715910806,verilog,,,,tb_UART,,,,,,,,
/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v,1715910901,verilog,,/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sim_1/imports/new/tb_UART.v,,baudrate_generator;transmitter;uart,,,,,,,,
