

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Aug 14 11:50:14 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    16                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    18                           	psect	text7,global,reloc=2,class=CODE,space=0,delta=1
    19                           	psect	text8,global,reloc=2,class=CODE,space=0,delta=1
    20                           	psect	text9,global,reloc=2,class=CODE,space=0,delta=1
    21                           	psect	text10,global,reloc=2,class=CODE,space=0,delta=1
    22                           	psect	text11,global,reloc=2,class=CODE,space=0,delta=1
    23                           	psect	text12,global,reloc=2,class=CODE,space=0,delta=1
    24                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    25                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    26                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    27                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    28   000000                     
    29                           ; Version 2.20
    30                           ; Generated 12/02/2020 GMT
    31                           ; 
    32                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    33                           ; All rights reserved.
    34                           ; 
    35                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    36                           ; 
    37                           ; Redistribution and use in source and binary forms, with or without modification, are
    38                           ; permitted provided that the following conditions are met:
    39                           ; 
    40                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    41                           ;        conditions and the following disclaimer.
    42                           ; 
    43                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    44                           ;        of conditions and the following disclaimer in the documentation and/or other
    45                           ;        materials provided with the distribution.
    46                           ; 
    47                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    48                           ;        software without specific prior written permission.
    49                           ; 
    50                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    51                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    52                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    53                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    54                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    55                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    56                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    57                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    58                           ; 
    59                           ; 
    60                           ; Code-generator required, PIC18F4620 Definitions
    61                           ; 
    62                           ; SFR Addresses
    63   000FE0                     bsr             equ	4064
    64   000FE9                     fsr0            equ	4073
    65   000FEA                     fsr0h           equ	4074
    66   000FE9                     fsr0l           equ	4073
    67   000FE1                     fsr1            equ	4065
    68   000FE2                     fsr1h           equ	4066
    69   000FE1                     fsr1l           equ	4065
    70   000FD9                     fsr2            equ	4057
    71   000FDA                     fsr2h           equ	4058
    72   000FD9                     fsr2l           equ	4057
    73   000FEF                     indf0           equ	4079
    74   000FE7                     indf1           equ	4071
    75   000FDF                     indf2           equ	4063
    76   000FF2                     intcon          equ	4082
    77   000000                     nvmcon          equ	0
    78   000FF9                     pcl             equ	4089
    79   000FFA                     pclath          equ	4090
    80   000FFB                     pclatu          equ	4091
    81   000FEB                     plusw0          equ	4075
    82   000FE3                     plusw1          equ	4067
    83   000FDB                     plusw2          equ	4059
    84   000FED                     postdec0        equ	4077
    85   000FE5                     postdec1        equ	4069
    86   000FDD                     postdec2        equ	4061
    87   000FEE                     postinc0        equ	4078
    88   000FE6                     postinc1        equ	4070
    89   000FDE                     postinc2        equ	4062
    90   000FEC                     preinc0         equ	4076
    91   000FE4                     preinc1         equ	4068
    92   000FDC                     preinc2         equ	4060
    93   000FF3                     prod            equ	4083
    94   000FF4                     prodh           equ	4084
    95   000FF3                     prodl           equ	4083
    96   000FD8                     status          equ	4056
    97   000FF5                     tablat          equ	4085
    98   000FF6                     tblptr          equ	4086
    99   000FF7                     tblptrh         equ	4087
   100   000FF6                     tblptrl         equ	4086
   101   000FF8                     tblptru         equ	4088
   102   000FFD                     tosl            equ	4093
   103   000FE8                     wreg            equ	4072
   104   000F80                     PORTA           equ	3968	;# 
   105   000F81                     PORTB           equ	3969	;# 
   106   000F82                     PORTC           equ	3970	;# 
   107   000F83                     PORTD           equ	3971	;# 
   108   000F84                     PORTE           equ	3972	;# 
   109   000F89                     LATA            equ	3977	;# 
   110   000F8A                     LATB            equ	3978	;# 
   111   000F8B                     LATC            equ	3979	;# 
   112   000F8C                     LATD            equ	3980	;# 
   113   000F8D                     LATE            equ	3981	;# 
   114   000F92                     TRISA           equ	3986	;# 
   115   000F92                     DDRA            equ	3986	;# 
   116   000F93                     TRISB           equ	3987	;# 
   117   000F93                     DDRB            equ	3987	;# 
   118   000F94                     TRISC           equ	3988	;# 
   119   000F94                     DDRC            equ	3988	;# 
   120   000F95                     TRISD           equ	3989	;# 
   121   000F95                     DDRD            equ	3989	;# 
   122   000F96                     TRISE           equ	3990	;# 
   123   000F96                     DDRE            equ	3990	;# 
   124   000F9B                     OSCTUNE         equ	3995	;# 
   125   000F9D                     PIE1            equ	3997	;# 
   126   000F9E                     PIR1            equ	3998	;# 
   127   000F9F                     IPR1            equ	3999	;# 
   128   000FA0                     PIE2            equ	4000	;# 
   129   000FA1                     PIR2            equ	4001	;# 
   130   000FA2                     IPR2            equ	4002	;# 
   131   000FA6                     EECON1          equ	4006	;# 
   132   000FA7                     EECON2          equ	4007	;# 
   133   000FA8                     EEDATA          equ	4008	;# 
   134   000FA9                     EEADR           equ	4009	;# 
   135   000FAA                     EEADRH          equ	4010	;# 
   136   000FAB                     RCSTA           equ	4011	;# 
   137   000FAB                     RCSTA1          equ	4011	;# 
   138   000FAC                     TXSTA           equ	4012	;# 
   139   000FAC                     TXSTA1          equ	4012	;# 
   140   000FAD                     TXREG           equ	4013	;# 
   141   000FAD                     TXREG1          equ	4013	;# 
   142   000FAE                     RCREG           equ	4014	;# 
   143   000FAE                     RCREG1          equ	4014	;# 
   144   000FAF                     SPBRG           equ	4015	;# 
   145   000FAF                     SPBRG1          equ	4015	;# 
   146   000FB0                     SPBRGH          equ	4016	;# 
   147   000FB1                     T3CON           equ	4017	;# 
   148   000FB2                     TMR3            equ	4018	;# 
   149   000FB2                     TMR3L           equ	4018	;# 
   150   000FB3                     TMR3H           equ	4019	;# 
   151   000FB4                     CMCON           equ	4020	;# 
   152   000FB5                     CVRCON          equ	4021	;# 
   153   000FB6                     ECCP1AS         equ	4022	;# 
   154   000FB7                     PWM1CON         equ	4023	;# 
   155   000FB8                     BAUDCON         equ	4024	;# 
   156   000FB8                     BAUDCTL         equ	4024	;# 
   157   000FBA                     CCP2CON         equ	4026	;# 
   158   000FBB                     CCPR2           equ	4027	;# 
   159   000FBB                     CCPR2L          equ	4027	;# 
   160   000FBC                     CCPR2H          equ	4028	;# 
   161   000FBD                     CCP1CON         equ	4029	;# 
   162   000FBE                     CCPR1           equ	4030	;# 
   163   000FBE                     CCPR1L          equ	4030	;# 
   164   000FBF                     CCPR1H          equ	4031	;# 
   165   000FC0                     ADCON2          equ	4032	;# 
   166   000FC1                     ADCON1          equ	4033	;# 
   167   000FC2                     ADCON0          equ	4034	;# 
   168   000FC3                     ADRES           equ	4035	;# 
   169   000FC3                     ADRESL          equ	4035	;# 
   170   000FC4                     ADRESH          equ	4036	;# 
   171   000FC5                     SSPCON2         equ	4037	;# 
   172   000FC6                     SSPCON1         equ	4038	;# 
   173   000FC7                     SSPSTAT         equ	4039	;# 
   174   000FC8                     SSPADD          equ	4040	;# 
   175   000FC9                     SSPBUF          equ	4041	;# 
   176   000FCA                     T2CON           equ	4042	;# 
   177   000FCB                     PR2             equ	4043	;# 
   178   000FCB                     MEMCON          equ	4043	;# 
   179   000FCC                     TMR2            equ	4044	;# 
   180   000FCD                     T1CON           equ	4045	;# 
   181   000FCE                     TMR1            equ	4046	;# 
   182   000FCE                     TMR1L           equ	4046	;# 
   183   000FCF                     TMR1H           equ	4047	;# 
   184   000FD0                     RCON            equ	4048	;# 
   185   000FD1                     WDTCON          equ	4049	;# 
   186   000FD2                     HLVDCON         equ	4050	;# 
   187   000FD2                     LVDCON          equ	4050	;# 
   188   000FD3                     OSCCON          equ	4051	;# 
   189   000FD5                     T0CON           equ	4053	;# 
   190   000FD6                     TMR0            equ	4054	;# 
   191   000FD6                     TMR0L           equ	4054	;# 
   192   000FD7                     TMR0H           equ	4055	;# 
   193   000FD8                     STATUS          equ	4056	;# 
   194   000FD9                     FSR2            equ	4057	;# 
   195   000FD9                     FSR2L           equ	4057	;# 
   196   000FDA                     FSR2H           equ	4058	;# 
   197   000FDB                     PLUSW2          equ	4059	;# 
   198   000FDC                     PREINC2         equ	4060	;# 
   199   000FDD                     POSTDEC2        equ	4061	;# 
   200   000FDE                     POSTINC2        equ	4062	;# 
   201   000FDF                     INDF2           equ	4063	;# 
   202   000FE0                     BSR             equ	4064	;# 
   203   000FE1                     FSR1            equ	4065	;# 
   204   000FE1                     FSR1L           equ	4065	;# 
   205   000FE2                     FSR1H           equ	4066	;# 
   206   000FE3                     PLUSW1          equ	4067	;# 
   207   000FE4                     PREINC1         equ	4068	;# 
   208   000FE5                     POSTDEC1        equ	4069	;# 
   209   000FE6                     POSTINC1        equ	4070	;# 
   210   000FE7                     INDF1           equ	4071	;# 
   211   000FE8                     WREG            equ	4072	;# 
   212   000FE9                     FSR0            equ	4073	;# 
   213   000FE9                     FSR0L           equ	4073	;# 
   214   000FEA                     FSR0H           equ	4074	;# 
   215   000FEB                     PLUSW0          equ	4075	;# 
   216   000FEC                     PREINC0         equ	4076	;# 
   217   000FED                     POSTDEC0        equ	4077	;# 
   218   000FEE                     POSTINC0        equ	4078	;# 
   219   000FEF                     INDF0           equ	4079	;# 
   220   000FF0                     INTCON3         equ	4080	;# 
   221   000FF1                     INTCON2         equ	4081	;# 
   222   000FF2                     INTCON          equ	4082	;# 
   223   000FF3                     PROD            equ	4083	;# 
   224   000FF3                     PRODL           equ	4083	;# 
   225   000FF4                     PRODH           equ	4084	;# 
   226   000FF5                     TABLAT          equ	4085	;# 
   227   000FF6                     TBLPTR          equ	4086	;# 
   228   000FF6                     TBLPTRL         equ	4086	;# 
   229   000FF7                     TBLPTRH         equ	4087	;# 
   230   000FF8                     TBLPTRU         equ	4088	;# 
   231   000FF9                     PCLAT           equ	4089	;# 
   232   000FF9                     PC              equ	4089	;# 
   233   000FF9                     PCL             equ	4089	;# 
   234   000FFA                     PCLATH          equ	4090	;# 
   235   000FFB                     PCLATU          equ	4091	;# 
   236   000FFC                     STKPTR          equ	4092	;# 
   237   000FFD                     TOS             equ	4093	;# 
   238   000FFD                     TOSL            equ	4093	;# 
   239   000FFE                     TOSH            equ	4094	;# 
   240   000FFF                     TOSU            equ	4095	;# 
   241   000F80                     PORTA           equ	3968	;# 
   242   000F81                     PORTB           equ	3969	;# 
   243   000F82                     PORTC           equ	3970	;# 
   244   000F83                     PORTD           equ	3971	;# 
   245   000F84                     PORTE           equ	3972	;# 
   246   000F89                     LATA            equ	3977	;# 
   247   000F8A                     LATB            equ	3978	;# 
   248   000F8B                     LATC            equ	3979	;# 
   249   000F8C                     LATD            equ	3980	;# 
   250   000F8D                     LATE            equ	3981	;# 
   251   000F92                     TRISA           equ	3986	;# 
   252   000F92                     DDRA            equ	3986	;# 
   253   000F93                     TRISB           equ	3987	;# 
   254   000F93                     DDRB            equ	3987	;# 
   255   000F94                     TRISC           equ	3988	;# 
   256   000F94                     DDRC            equ	3988	;# 
   257   000F95                     TRISD           equ	3989	;# 
   258   000F95                     DDRD            equ	3989	;# 
   259   000F96                     TRISE           equ	3990	;# 
   260   000F96                     DDRE            equ	3990	;# 
   261   000F9B                     OSCTUNE         equ	3995	;# 
   262   000F9D                     PIE1            equ	3997	;# 
   263   000F9E                     PIR1            equ	3998	;# 
   264   000F9F                     IPR1            equ	3999	;# 
   265   000FA0                     PIE2            equ	4000	;# 
   266   000FA1                     PIR2            equ	4001	;# 
   267   000FA2                     IPR2            equ	4002	;# 
   268   000FA6                     EECON1          equ	4006	;# 
   269   000FA7                     EECON2          equ	4007	;# 
   270   000FA8                     EEDATA          equ	4008	;# 
   271   000FA9                     EEADR           equ	4009	;# 
   272   000FAA                     EEADRH          equ	4010	;# 
   273   000FAB                     RCSTA           equ	4011	;# 
   274   000FAB                     RCSTA1          equ	4011	;# 
   275   000FAC                     TXSTA           equ	4012	;# 
   276   000FAC                     TXSTA1          equ	4012	;# 
   277   000FAD                     TXREG           equ	4013	;# 
   278   000FAD                     TXREG1          equ	4013	;# 
   279   000FAE                     RCREG           equ	4014	;# 
   280   000FAE                     RCREG1          equ	4014	;# 
   281   000FAF                     SPBRG           equ	4015	;# 
   282   000FAF                     SPBRG1          equ	4015	;# 
   283   000FB0                     SPBRGH          equ	4016	;# 
   284   000FB1                     T3CON           equ	4017	;# 
   285   000FB2                     TMR3            equ	4018	;# 
   286   000FB2                     TMR3L           equ	4018	;# 
   287   000FB3                     TMR3H           equ	4019	;# 
   288   000FB4                     CMCON           equ	4020	;# 
   289   000FB5                     CVRCON          equ	4021	;# 
   290   000FB6                     ECCP1AS         equ	4022	;# 
   291   000FB7                     PWM1CON         equ	4023	;# 
   292   000FB8                     BAUDCON         equ	4024	;# 
   293   000FB8                     BAUDCTL         equ	4024	;# 
   294   000FBA                     CCP2CON         equ	4026	;# 
   295   000FBB                     CCPR2           equ	4027	;# 
   296   000FBB                     CCPR2L          equ	4027	;# 
   297   000FBC                     CCPR2H          equ	4028	;# 
   298   000FBD                     CCP1CON         equ	4029	;# 
   299   000FBE                     CCPR1           equ	4030	;# 
   300   000FBE                     CCPR1L          equ	4030	;# 
   301   000FBF                     CCPR1H          equ	4031	;# 
   302   000FC0                     ADCON2          equ	4032	;# 
   303   000FC1                     ADCON1          equ	4033	;# 
   304   000FC2                     ADCON0          equ	4034	;# 
   305   000FC3                     ADRES           equ	4035	;# 
   306   000FC3                     ADRESL          equ	4035	;# 
   307   000FC4                     ADRESH          equ	4036	;# 
   308   000FC5                     SSPCON2         equ	4037	;# 
   309   000FC6                     SSPCON1         equ	4038	;# 
   310   000FC7                     SSPSTAT         equ	4039	;# 
   311   000FC8                     SSPADD          equ	4040	;# 
   312   000FC9                     SSPBUF          equ	4041	;# 
   313   000FCA                     T2CON           equ	4042	;# 
   314   000FCB                     PR2             equ	4043	;# 
   315   000FCB                     MEMCON          equ	4043	;# 
   316   000FCC                     TMR2            equ	4044	;# 
   317   000FCD                     T1CON           equ	4045	;# 
   318   000FCE                     TMR1            equ	4046	;# 
   319   000FCE                     TMR1L           equ	4046	;# 
   320   000FCF                     TMR1H           equ	4047	;# 
   321   000FD0                     RCON            equ	4048	;# 
   322   000FD1                     WDTCON          equ	4049	;# 
   323   000FD2                     HLVDCON         equ	4050	;# 
   324   000FD2                     LVDCON          equ	4050	;# 
   325   000FD3                     OSCCON          equ	4051	;# 
   326   000FD5                     T0CON           equ	4053	;# 
   327   000FD6                     TMR0            equ	4054	;# 
   328   000FD6                     TMR0L           equ	4054	;# 
   329   000FD7                     TMR0H           equ	4055	;# 
   330   000FD8                     STATUS          equ	4056	;# 
   331   000FD9                     FSR2            equ	4057	;# 
   332   000FD9                     FSR2L           equ	4057	;# 
   333   000FDA                     FSR2H           equ	4058	;# 
   334   000FDB                     PLUSW2          equ	4059	;# 
   335   000FDC                     PREINC2         equ	4060	;# 
   336   000FDD                     POSTDEC2        equ	4061	;# 
   337   000FDE                     POSTINC2        equ	4062	;# 
   338   000FDF                     INDF2           equ	4063	;# 
   339   000FE0                     BSR             equ	4064	;# 
   340   000FE1                     FSR1            equ	4065	;# 
   341   000FE1                     FSR1L           equ	4065	;# 
   342   000FE2                     FSR1H           equ	4066	;# 
   343   000FE3                     PLUSW1          equ	4067	;# 
   344   000FE4                     PREINC1         equ	4068	;# 
   345   000FE5                     POSTDEC1        equ	4069	;# 
   346   000FE6                     POSTINC1        equ	4070	;# 
   347   000FE7                     INDF1           equ	4071	;# 
   348   000FE8                     WREG            equ	4072	;# 
   349   000FE9                     FSR0            equ	4073	;# 
   350   000FE9                     FSR0L           equ	4073	;# 
   351   000FEA                     FSR0H           equ	4074	;# 
   352   000FEB                     PLUSW0          equ	4075	;# 
   353   000FEC                     PREINC0         equ	4076	;# 
   354   000FED                     POSTDEC0        equ	4077	;# 
   355   000FEE                     POSTINC0        equ	4078	;# 
   356   000FEF                     INDF0           equ	4079	;# 
   357   000FF0                     INTCON3         equ	4080	;# 
   358   000FF1                     INTCON2         equ	4081	;# 
   359   000FF2                     INTCON          equ	4082	;# 
   360   000FF3                     PROD            equ	4083	;# 
   361   000FF3                     PRODL           equ	4083	;# 
   362   000FF4                     PRODH           equ	4084	;# 
   363   000FF5                     TABLAT          equ	4085	;# 
   364   000FF6                     TBLPTR          equ	4086	;# 
   365   000FF6                     TBLPTRL         equ	4086	;# 
   366   000FF7                     TBLPTRH         equ	4087	;# 
   367   000FF8                     TBLPTRU         equ	4088	;# 
   368   000FF9                     PCLAT           equ	4089	;# 
   369   000FF9                     PC              equ	4089	;# 
   370   000FF9                     PCL             equ	4089	;# 
   371   000FFA                     PCLATH          equ	4090	;# 
   372   000FFB                     PCLATU          equ	4091	;# 
   373   000FFC                     STKPTR          equ	4092	;# 
   374   000FFD                     TOS             equ	4093	;# 
   375   000FFD                     TOSL            equ	4093	;# 
   376   000FFE                     TOSH            equ	4094	;# 
   377   000FFF                     TOSU            equ	4095	;# 
   378   000F80                     PORTA           equ	3968	;# 
   379   000F81                     PORTB           equ	3969	;# 
   380   000F82                     PORTC           equ	3970	;# 
   381   000F83                     PORTD           equ	3971	;# 
   382   000F84                     PORTE           equ	3972	;# 
   383   000F89                     LATA            equ	3977	;# 
   384   000F8A                     LATB            equ	3978	;# 
   385   000F8B                     LATC            equ	3979	;# 
   386   000F8C                     LATD            equ	3980	;# 
   387   000F8D                     LATE            equ	3981	;# 
   388   000F92                     TRISA           equ	3986	;# 
   389   000F92                     DDRA            equ	3986	;# 
   390   000F93                     TRISB           equ	3987	;# 
   391   000F93                     DDRB            equ	3987	;# 
   392   000F94                     TRISC           equ	3988	;# 
   393   000F94                     DDRC            equ	3988	;# 
   394   000F95                     TRISD           equ	3989	;# 
   395   000F95                     DDRD            equ	3989	;# 
   396   000F96                     TRISE           equ	3990	;# 
   397   000F96                     DDRE            equ	3990	;# 
   398   000F9B                     OSCTUNE         equ	3995	;# 
   399   000F9D                     PIE1            equ	3997	;# 
   400   000F9E                     PIR1            equ	3998	;# 
   401   000F9F                     IPR1            equ	3999	;# 
   402   000FA0                     PIE2            equ	4000	;# 
   403   000FA1                     PIR2            equ	4001	;# 
   404   000FA2                     IPR2            equ	4002	;# 
   405   000FA6                     EECON1          equ	4006	;# 
   406   000FA7                     EECON2          equ	4007	;# 
   407   000FA8                     EEDATA          equ	4008	;# 
   408   000FA9                     EEADR           equ	4009	;# 
   409   000FAA                     EEADRH          equ	4010	;# 
   410   000FAB                     RCSTA           equ	4011	;# 
   411   000FAB                     RCSTA1          equ	4011	;# 
   412   000FAC                     TXSTA           equ	4012	;# 
   413   000FAC                     TXSTA1          equ	4012	;# 
   414   000FAD                     TXREG           equ	4013	;# 
   415   000FAD                     TXREG1          equ	4013	;# 
   416   000FAE                     RCREG           equ	4014	;# 
   417   000FAE                     RCREG1          equ	4014	;# 
   418   000FAF                     SPBRG           equ	4015	;# 
   419   000FAF                     SPBRG1          equ	4015	;# 
   420   000FB0                     SPBRGH          equ	4016	;# 
   421   000FB1                     T3CON           equ	4017	;# 
   422   000FB2                     TMR3            equ	4018	;# 
   423   000FB2                     TMR3L           equ	4018	;# 
   424   000FB3                     TMR3H           equ	4019	;# 
   425   000FB4                     CMCON           equ	4020	;# 
   426   000FB5                     CVRCON          equ	4021	;# 
   427   000FB6                     ECCP1AS         equ	4022	;# 
   428   000FB7                     PWM1CON         equ	4023	;# 
   429   000FB8                     BAUDCON         equ	4024	;# 
   430   000FB8                     BAUDCTL         equ	4024	;# 
   431   000FBA                     CCP2CON         equ	4026	;# 
   432   000FBB                     CCPR2           equ	4027	;# 
   433   000FBB                     CCPR2L          equ	4027	;# 
   434   000FBC                     CCPR2H          equ	4028	;# 
   435   000FBD                     CCP1CON         equ	4029	;# 
   436   000FBE                     CCPR1           equ	4030	;# 
   437   000FBE                     CCPR1L          equ	4030	;# 
   438   000FBF                     CCPR1H          equ	4031	;# 
   439   000FC0                     ADCON2          equ	4032	;# 
   440   000FC1                     ADCON1          equ	4033	;# 
   441   000FC2                     ADCON0          equ	4034	;# 
   442   000FC3                     ADRES           equ	4035	;# 
   443   000FC3                     ADRESL          equ	4035	;# 
   444   000FC4                     ADRESH          equ	4036	;# 
   445   000FC5                     SSPCON2         equ	4037	;# 
   446   000FC6                     SSPCON1         equ	4038	;# 
   447   000FC7                     SSPSTAT         equ	4039	;# 
   448   000FC8                     SSPADD          equ	4040	;# 
   449   000FC9                     SSPBUF          equ	4041	;# 
   450   000FCA                     T2CON           equ	4042	;# 
   451   000FCB                     PR2             equ	4043	;# 
   452   000FCB                     MEMCON          equ	4043	;# 
   453   000FCC                     TMR2            equ	4044	;# 
   454   000FCD                     T1CON           equ	4045	;# 
   455   000FCE                     TMR1            equ	4046	;# 
   456   000FCE                     TMR1L           equ	4046	;# 
   457   000FCF                     TMR1H           equ	4047	;# 
   458   000FD0                     RCON            equ	4048	;# 
   459   000FD1                     WDTCON          equ	4049	;# 
   460   000FD2                     HLVDCON         equ	4050	;# 
   461   000FD2                     LVDCON          equ	4050	;# 
   462   000FD3                     OSCCON          equ	4051	;# 
   463   000FD5                     T0CON           equ	4053	;# 
   464   000FD6                     TMR0            equ	4054	;# 
   465   000FD6                     TMR0L           equ	4054	;# 
   466   000FD7                     TMR0H           equ	4055	;# 
   467   000FD8                     STATUS          equ	4056	;# 
   468   000FD9                     FSR2            equ	4057	;# 
   469   000FD9                     FSR2L           equ	4057	;# 
   470   000FDA                     FSR2H           equ	4058	;# 
   471   000FDB                     PLUSW2          equ	4059	;# 
   472   000FDC                     PREINC2         equ	4060	;# 
   473   000FDD                     POSTDEC2        equ	4061	;# 
   474   000FDE                     POSTINC2        equ	4062	;# 
   475   000FDF                     INDF2           equ	4063	;# 
   476   000FE0                     BSR             equ	4064	;# 
   477   000FE1                     FSR1            equ	4065	;# 
   478   000FE1                     FSR1L           equ	4065	;# 
   479   000FE2                     FSR1H           equ	4066	;# 
   480   000FE3                     PLUSW1          equ	4067	;# 
   481   000FE4                     PREINC1         equ	4068	;# 
   482   000FE5                     POSTDEC1        equ	4069	;# 
   483   000FE6                     POSTINC1        equ	4070	;# 
   484   000FE7                     INDF1           equ	4071	;# 
   485   000FE8                     WREG            equ	4072	;# 
   486   000FE9                     FSR0            equ	4073	;# 
   487   000FE9                     FSR0L           equ	4073	;# 
   488   000FEA                     FSR0H           equ	4074	;# 
   489   000FEB                     PLUSW0          equ	4075	;# 
   490   000FEC                     PREINC0         equ	4076	;# 
   491   000FED                     POSTDEC0        equ	4077	;# 
   492   000FEE                     POSTINC0        equ	4078	;# 
   493   000FEF                     INDF0           equ	4079	;# 
   494   000FF0                     INTCON3         equ	4080	;# 
   495   000FF1                     INTCON2         equ	4081	;# 
   496   000FF2                     INTCON          equ	4082	;# 
   497   000FF3                     PROD            equ	4083	;# 
   498   000FF3                     PRODL           equ	4083	;# 
   499   000FF4                     PRODH           equ	4084	;# 
   500   000FF5                     TABLAT          equ	4085	;# 
   501   000FF6                     TBLPTR          equ	4086	;# 
   502   000FF6                     TBLPTRL         equ	4086	;# 
   503   000FF7                     TBLPTRH         equ	4087	;# 
   504   000FF8                     TBLPTRU         equ	4088	;# 
   505   000FF9                     PCLAT           equ	4089	;# 
   506   000FF9                     PC              equ	4089	;# 
   507   000FF9                     PCL             equ	4089	;# 
   508   000FFA                     PCLATH          equ	4090	;# 
   509   000FFB                     PCLATU          equ	4091	;# 
   510   000FFC                     STKPTR          equ	4092	;# 
   511   000FFD                     TOS             equ	4093	;# 
   512   000FFD                     TOSL            equ	4093	;# 
   513   000FFE                     TOSH            equ	4094	;# 
   514   000FFF                     TOSU            equ	4095	;# 
   515   000F80                     PORTA           equ	3968	;# 
   516   000F81                     PORTB           equ	3969	;# 
   517   000F82                     PORTC           equ	3970	;# 
   518   000F83                     PORTD           equ	3971	;# 
   519   000F84                     PORTE           equ	3972	;# 
   520   000F89                     LATA            equ	3977	;# 
   521   000F8A                     LATB            equ	3978	;# 
   522   000F8B                     LATC            equ	3979	;# 
   523   000F8C                     LATD            equ	3980	;# 
   524   000F8D                     LATE            equ	3981	;# 
   525   000F92                     TRISA           equ	3986	;# 
   526   000F92                     DDRA            equ	3986	;# 
   527   000F93                     TRISB           equ	3987	;# 
   528   000F93                     DDRB            equ	3987	;# 
   529   000F94                     TRISC           equ	3988	;# 
   530   000F94                     DDRC            equ	3988	;# 
   531   000F95                     TRISD           equ	3989	;# 
   532   000F95                     DDRD            equ	3989	;# 
   533   000F96                     TRISE           equ	3990	;# 
   534   000F96                     DDRE            equ	3990	;# 
   535   000F9B                     OSCTUNE         equ	3995	;# 
   536   000F9D                     PIE1            equ	3997	;# 
   537   000F9E                     PIR1            equ	3998	;# 
   538   000F9F                     IPR1            equ	3999	;# 
   539   000FA0                     PIE2            equ	4000	;# 
   540   000FA1                     PIR2            equ	4001	;# 
   541   000FA2                     IPR2            equ	4002	;# 
   542   000FA6                     EECON1          equ	4006	;# 
   543   000FA7                     EECON2          equ	4007	;# 
   544   000FA8                     EEDATA          equ	4008	;# 
   545   000FA9                     EEADR           equ	4009	;# 
   546   000FAA                     EEADRH          equ	4010	;# 
   547   000FAB                     RCSTA           equ	4011	;# 
   548   000FAB                     RCSTA1          equ	4011	;# 
   549   000FAC                     TXSTA           equ	4012	;# 
   550   000FAC                     TXSTA1          equ	4012	;# 
   551   000FAD                     TXREG           equ	4013	;# 
   552   000FAD                     TXREG1          equ	4013	;# 
   553   000FAE                     RCREG           equ	4014	;# 
   554   000FAE                     RCREG1          equ	4014	;# 
   555   000FAF                     SPBRG           equ	4015	;# 
   556   000FAF                     SPBRG1          equ	4015	;# 
   557   000FB0                     SPBRGH          equ	4016	;# 
   558   000FB1                     T3CON           equ	4017	;# 
   559   000FB2                     TMR3            equ	4018	;# 
   560   000FB2                     TMR3L           equ	4018	;# 
   561   000FB3                     TMR3H           equ	4019	;# 
   562   000FB4                     CMCON           equ	4020	;# 
   563   000FB5                     CVRCON          equ	4021	;# 
   564   000FB6                     ECCP1AS         equ	4022	;# 
   565   000FB7                     PWM1CON         equ	4023	;# 
   566   000FB8                     BAUDCON         equ	4024	;# 
   567   000FB8                     BAUDCTL         equ	4024	;# 
   568   000FBA                     CCP2CON         equ	4026	;# 
   569   000FBB                     CCPR2           equ	4027	;# 
   570   000FBB                     CCPR2L          equ	4027	;# 
   571   000FBC                     CCPR2H          equ	4028	;# 
   572   000FBD                     CCP1CON         equ	4029	;# 
   573   000FBE                     CCPR1           equ	4030	;# 
   574   000FBE                     CCPR1L          equ	4030	;# 
   575   000FBF                     CCPR1H          equ	4031	;# 
   576   000FC0                     ADCON2          equ	4032	;# 
   577   000FC1                     ADCON1          equ	4033	;# 
   578   000FC2                     ADCON0          equ	4034	;# 
   579   000FC3                     ADRES           equ	4035	;# 
   580   000FC3                     ADRESL          equ	4035	;# 
   581   000FC4                     ADRESH          equ	4036	;# 
   582   000FC5                     SSPCON2         equ	4037	;# 
   583   000FC6                     SSPCON1         equ	4038	;# 
   584   000FC7                     SSPSTAT         equ	4039	;# 
   585   000FC8                     SSPADD          equ	4040	;# 
   586   000FC9                     SSPBUF          equ	4041	;# 
   587   000FCA                     T2CON           equ	4042	;# 
   588   000FCB                     PR2             equ	4043	;# 
   589   000FCB                     MEMCON          equ	4043	;# 
   590   000FCC                     TMR2            equ	4044	;# 
   591   000FCD                     T1CON           equ	4045	;# 
   592   000FCE                     TMR1            equ	4046	;# 
   593   000FCE                     TMR1L           equ	4046	;# 
   594   000FCF                     TMR1H           equ	4047	;# 
   595   000FD0                     RCON            equ	4048	;# 
   596   000FD1                     WDTCON          equ	4049	;# 
   597   000FD2                     HLVDCON         equ	4050	;# 
   598   000FD2                     LVDCON          equ	4050	;# 
   599   000FD3                     OSCCON          equ	4051	;# 
   600   000FD5                     T0CON           equ	4053	;# 
   601   000FD6                     TMR0            equ	4054	;# 
   602   000FD6                     TMR0L           equ	4054	;# 
   603   000FD7                     TMR0H           equ	4055	;# 
   604   000FD8                     STATUS          equ	4056	;# 
   605   000FD9                     FSR2            equ	4057	;# 
   606   000FD9                     FSR2L           equ	4057	;# 
   607   000FDA                     FSR2H           equ	4058	;# 
   608   000FDB                     PLUSW2          equ	4059	;# 
   609   000FDC                     PREINC2         equ	4060	;# 
   610   000FDD                     POSTDEC2        equ	4061	;# 
   611   000FDE                     POSTINC2        equ	4062	;# 
   612   000FDF                     INDF2           equ	4063	;# 
   613   000FE0                     BSR             equ	4064	;# 
   614   000FE1                     FSR1            equ	4065	;# 
   615   000FE1                     FSR1L           equ	4065	;# 
   616   000FE2                     FSR1H           equ	4066	;# 
   617   000FE3                     PLUSW1          equ	4067	;# 
   618   000FE4                     PREINC1         equ	4068	;# 
   619   000FE5                     POSTDEC1        equ	4069	;# 
   620   000FE6                     POSTINC1        equ	4070	;# 
   621   000FE7                     INDF1           equ	4071	;# 
   622   000FE8                     WREG            equ	4072	;# 
   623   000FE9                     FSR0            equ	4073	;# 
   624   000FE9                     FSR0L           equ	4073	;# 
   625   000FEA                     FSR0H           equ	4074	;# 
   626   000FEB                     PLUSW0          equ	4075	;# 
   627   000FEC                     PREINC0         equ	4076	;# 
   628   000FED                     POSTDEC0        equ	4077	;# 
   629   000FEE                     POSTINC0        equ	4078	;# 
   630   000FEF                     INDF0           equ	4079	;# 
   631   000FF0                     INTCON3         equ	4080	;# 
   632   000FF1                     INTCON2         equ	4081	;# 
   633   000FF2                     INTCON          equ	4082	;# 
   634   000FF3                     PROD            equ	4083	;# 
   635   000FF3                     PRODL           equ	4083	;# 
   636   000FF4                     PRODH           equ	4084	;# 
   637   000FF5                     TABLAT          equ	4085	;# 
   638   000FF6                     TBLPTR          equ	4086	;# 
   639   000FF6                     TBLPTRL         equ	4086	;# 
   640   000FF7                     TBLPTRH         equ	4087	;# 
   641   000FF8                     TBLPTRU         equ	4088	;# 
   642   000FF9                     PCLAT           equ	4089	;# 
   643   000FF9                     PC              equ	4089	;# 
   644   000FF9                     PCL             equ	4089	;# 
   645   000FFA                     PCLATH          equ	4090	;# 
   646   000FFB                     PCLATU          equ	4091	;# 
   647   000FFC                     STKPTR          equ	4092	;# 
   648   000FFD                     TOS             equ	4093	;# 
   649   000FFD                     TOSL            equ	4093	;# 
   650   000FFE                     TOSH            equ	4094	;# 
   651   000FFF                     TOSU            equ	4095	;# 
   652   000F80                     PORTA           equ	3968	;# 
   653   000F81                     PORTB           equ	3969	;# 
   654   000F82                     PORTC           equ	3970	;# 
   655   000F83                     PORTD           equ	3971	;# 
   656   000F84                     PORTE           equ	3972	;# 
   657   000F89                     LATA            equ	3977	;# 
   658   000F8A                     LATB            equ	3978	;# 
   659   000F8B                     LATC            equ	3979	;# 
   660   000F8C                     LATD            equ	3980	;# 
   661   000F8D                     LATE            equ	3981	;# 
   662   000F92                     TRISA           equ	3986	;# 
   663   000F92                     DDRA            equ	3986	;# 
   664   000F93                     TRISB           equ	3987	;# 
   665   000F93                     DDRB            equ	3987	;# 
   666   000F94                     TRISC           equ	3988	;# 
   667   000F94                     DDRC            equ	3988	;# 
   668   000F95                     TRISD           equ	3989	;# 
   669   000F95                     DDRD            equ	3989	;# 
   670   000F96                     TRISE           equ	3990	;# 
   671   000F96                     DDRE            equ	3990	;# 
   672   000F9B                     OSCTUNE         equ	3995	;# 
   673   000F9D                     PIE1            equ	3997	;# 
   674   000F9E                     PIR1            equ	3998	;# 
   675   000F9F                     IPR1            equ	3999	;# 
   676   000FA0                     PIE2            equ	4000	;# 
   677   000FA1                     PIR2            equ	4001	;# 
   678   000FA2                     IPR2            equ	4002	;# 
   679   000FA6                     EECON1          equ	4006	;# 
   680   000FA7                     EECON2          equ	4007	;# 
   681   000FA8                     EEDATA          equ	4008	;# 
   682   000FA9                     EEADR           equ	4009	;# 
   683   000FAA                     EEADRH          equ	4010	;# 
   684   000FAB                     RCSTA           equ	4011	;# 
   685   000FAB                     RCSTA1          equ	4011	;# 
   686   000FAC                     TXSTA           equ	4012	;# 
   687   000FAC                     TXSTA1          equ	4012	;# 
   688   000FAD                     TXREG           equ	4013	;# 
   689   000FAD                     TXREG1          equ	4013	;# 
   690   000FAE                     RCREG           equ	4014	;# 
   691   000FAE                     RCREG1          equ	4014	;# 
   692   000FAF                     SPBRG           equ	4015	;# 
   693   000FAF                     SPBRG1          equ	4015	;# 
   694   000FB0                     SPBRGH          equ	4016	;# 
   695   000FB1                     T3CON           equ	4017	;# 
   696   000FB2                     TMR3            equ	4018	;# 
   697   000FB2                     TMR3L           equ	4018	;# 
   698   000FB3                     TMR3H           equ	4019	;# 
   699   000FB4                     CMCON           equ	4020	;# 
   700   000FB5                     CVRCON          equ	4021	;# 
   701   000FB6                     ECCP1AS         equ	4022	;# 
   702   000FB7                     PWM1CON         equ	4023	;# 
   703   000FB8                     BAUDCON         equ	4024	;# 
   704   000FB8                     BAUDCTL         equ	4024	;# 
   705   000FBA                     CCP2CON         equ	4026	;# 
   706   000FBB                     CCPR2           equ	4027	;# 
   707   000FBB                     CCPR2L          equ	4027	;# 
   708   000FBC                     CCPR2H          equ	4028	;# 
   709   000FBD                     CCP1CON         equ	4029	;# 
   710   000FBE                     CCPR1           equ	4030	;# 
   711   000FBE                     CCPR1L          equ	4030	;# 
   712   000FBF                     CCPR1H          equ	4031	;# 
   713   000FC0                     ADCON2          equ	4032	;# 
   714   000FC1                     ADCON1          equ	4033	;# 
   715   000FC2                     ADCON0          equ	4034	;# 
   716   000FC3                     ADRES           equ	4035	;# 
   717   000FC3                     ADRESL          equ	4035	;# 
   718   000FC4                     ADRESH          equ	4036	;# 
   719   000FC5                     SSPCON2         equ	4037	;# 
   720   000FC6                     SSPCON1         equ	4038	;# 
   721   000FC7                     SSPSTAT         equ	4039	;# 
   722   000FC8                     SSPADD          equ	4040	;# 
   723   000FC9                     SSPBUF          equ	4041	;# 
   724   000FCA                     T2CON           equ	4042	;# 
   725   000FCB                     PR2             equ	4043	;# 
   726   000FCB                     MEMCON          equ	4043	;# 
   727   000FCC                     TMR2            equ	4044	;# 
   728   000FCD                     T1CON           equ	4045	;# 
   729   000FCE                     TMR1            equ	4046	;# 
   730   000FCE                     TMR1L           equ	4046	;# 
   731   000FCF                     TMR1H           equ	4047	;# 
   732   000FD0                     RCON            equ	4048	;# 
   733   000FD1                     WDTCON          equ	4049	;# 
   734   000FD2                     HLVDCON         equ	4050	;# 
   735   000FD2                     LVDCON          equ	4050	;# 
   736   000FD3                     OSCCON          equ	4051	;# 
   737   000FD5                     T0CON           equ	4053	;# 
   738   000FD6                     TMR0            equ	4054	;# 
   739   000FD6                     TMR0L           equ	4054	;# 
   740   000FD7                     TMR0H           equ	4055	;# 
   741   000FD8                     STATUS          equ	4056	;# 
   742   000FD9                     FSR2            equ	4057	;# 
   743   000FD9                     FSR2L           equ	4057	;# 
   744   000FDA                     FSR2H           equ	4058	;# 
   745   000FDB                     PLUSW2          equ	4059	;# 
   746   000FDC                     PREINC2         equ	4060	;# 
   747   000FDD                     POSTDEC2        equ	4061	;# 
   748   000FDE                     POSTINC2        equ	4062	;# 
   749   000FDF                     INDF2           equ	4063	;# 
   750   000FE0                     BSR             equ	4064	;# 
   751   000FE1                     FSR1            equ	4065	;# 
   752   000FE1                     FSR1L           equ	4065	;# 
   753   000FE2                     FSR1H           equ	4066	;# 
   754   000FE3                     PLUSW1          equ	4067	;# 
   755   000FE4                     PREINC1         equ	4068	;# 
   756   000FE5                     POSTDEC1        equ	4069	;# 
   757   000FE6                     POSTINC1        equ	4070	;# 
   758   000FE7                     INDF1           equ	4071	;# 
   759   000FE8                     WREG            equ	4072	;# 
   760   000FE9                     FSR0            equ	4073	;# 
   761   000FE9                     FSR0L           equ	4073	;# 
   762   000FEA                     FSR0H           equ	4074	;# 
   763   000FEB                     PLUSW0          equ	4075	;# 
   764   000FEC                     PREINC0         equ	4076	;# 
   765   000FED                     POSTDEC0        equ	4077	;# 
   766   000FEE                     POSTINC0        equ	4078	;# 
   767   000FEF                     INDF0           equ	4079	;# 
   768   000FF0                     INTCON3         equ	4080	;# 
   769   000FF1                     INTCON2         equ	4081	;# 
   770   000FF2                     INTCON          equ	4082	;# 
   771   000FF3                     PROD            equ	4083	;# 
   772   000FF3                     PRODL           equ	4083	;# 
   773   000FF4                     PRODH           equ	4084	;# 
   774   000FF5                     TABLAT          equ	4085	;# 
   775   000FF6                     TBLPTR          equ	4086	;# 
   776   000FF6                     TBLPTRL         equ	4086	;# 
   777   000FF7                     TBLPTRH         equ	4087	;# 
   778   000FF8                     TBLPTRU         equ	4088	;# 
   779   000FF9                     PCLAT           equ	4089	;# 
   780   000FF9                     PC              equ	4089	;# 
   781   000FF9                     PCL             equ	4089	;# 
   782   000FFA                     PCLATH          equ	4090	;# 
   783   000FFB                     PCLATU          equ	4091	;# 
   784   000FFC                     STKPTR          equ	4092	;# 
   785   000FFD                     TOS             equ	4093	;# 
   786   000FFD                     TOSL            equ	4093	;# 
   787   000FFE                     TOSH            equ	4094	;# 
   788   000FFF                     TOSU            equ	4095	;# 
   789   000F80                     PORTA           equ	3968	;# 
   790   000F81                     PORTB           equ	3969	;# 
   791   000F82                     PORTC           equ	3970	;# 
   792   000F83                     PORTD           equ	3971	;# 
   793   000F84                     PORTE           equ	3972	;# 
   794   000F89                     LATA            equ	3977	;# 
   795   000F8A                     LATB            equ	3978	;# 
   796   000F8B                     LATC            equ	3979	;# 
   797   000F8C                     LATD            equ	3980	;# 
   798   000F8D                     LATE            equ	3981	;# 
   799   000F92                     TRISA           equ	3986	;# 
   800   000F92                     DDRA            equ	3986	;# 
   801   000F93                     TRISB           equ	3987	;# 
   802   000F93                     DDRB            equ	3987	;# 
   803   000F94                     TRISC           equ	3988	;# 
   804   000F94                     DDRC            equ	3988	;# 
   805   000F95                     TRISD           equ	3989	;# 
   806   000F95                     DDRD            equ	3989	;# 
   807   000F96                     TRISE           equ	3990	;# 
   808   000F96                     DDRE            equ	3990	;# 
   809   000F9B                     OSCTUNE         equ	3995	;# 
   810   000F9D                     PIE1            equ	3997	;# 
   811   000F9E                     PIR1            equ	3998	;# 
   812   000F9F                     IPR1            equ	3999	;# 
   813   000FA0                     PIE2            equ	4000	;# 
   814   000FA1                     PIR2            equ	4001	;# 
   815   000FA2                     IPR2            equ	4002	;# 
   816   000FA6                     EECON1          equ	4006	;# 
   817   000FA7                     EECON2          equ	4007	;# 
   818   000FA8                     EEDATA          equ	4008	;# 
   819   000FA9                     EEADR           equ	4009	;# 
   820   000FAA                     EEADRH          equ	4010	;# 
   821   000FAB                     RCSTA           equ	4011	;# 
   822   000FAB                     RCSTA1          equ	4011	;# 
   823   000FAC                     TXSTA           equ	4012	;# 
   824   000FAC                     TXSTA1          equ	4012	;# 
   825   000FAD                     TXREG           equ	4013	;# 
   826   000FAD                     TXREG1          equ	4013	;# 
   827   000FAE                     RCREG           equ	4014	;# 
   828   000FAE                     RCREG1          equ	4014	;# 
   829   000FAF                     SPBRG           equ	4015	;# 
   830   000FAF                     SPBRG1          equ	4015	;# 
   831   000FB0                     SPBRGH          equ	4016	;# 
   832   000FB1                     T3CON           equ	4017	;# 
   833   000FB2                     TMR3            equ	4018	;# 
   834   000FB2                     TMR3L           equ	4018	;# 
   835   000FB3                     TMR3H           equ	4019	;# 
   836   000FB4                     CMCON           equ	4020	;# 
   837   000FB5                     CVRCON          equ	4021	;# 
   838   000FB6                     ECCP1AS         equ	4022	;# 
   839   000FB7                     PWM1CON         equ	4023	;# 
   840   000FB8                     BAUDCON         equ	4024	;# 
   841   000FB8                     BAUDCTL         equ	4024	;# 
   842   000FBA                     CCP2CON         equ	4026	;# 
   843   000FBB                     CCPR2           equ	4027	;# 
   844   000FBB                     CCPR2L          equ	4027	;# 
   845   000FBC                     CCPR2H          equ	4028	;# 
   846   000FBD                     CCP1CON         equ	4029	;# 
   847   000FBE                     CCPR1           equ	4030	;# 
   848   000FBE                     CCPR1L          equ	4030	;# 
   849   000FBF                     CCPR1H          equ	4031	;# 
   850   000FC0                     ADCON2          equ	4032	;# 
   851   000FC1                     ADCON1          equ	4033	;# 
   852   000FC2                     ADCON0          equ	4034	;# 
   853   000FC3                     ADRES           equ	4035	;# 
   854   000FC3                     ADRESL          equ	4035	;# 
   855   000FC4                     ADRESH          equ	4036	;# 
   856   000FC5                     SSPCON2         equ	4037	;# 
   857   000FC6                     SSPCON1         equ	4038	;# 
   858   000FC7                     SSPSTAT         equ	4039	;# 
   859   000FC8                     SSPADD          equ	4040	;# 
   860   000FC9                     SSPBUF          equ	4041	;# 
   861   000FCA                     T2CON           equ	4042	;# 
   862   000FCB                     PR2             equ	4043	;# 
   863   000FCB                     MEMCON          equ	4043	;# 
   864   000FCC                     TMR2            equ	4044	;# 
   865   000FCD                     T1CON           equ	4045	;# 
   866   000FCE                     TMR1            equ	4046	;# 
   867   000FCE                     TMR1L           equ	4046	;# 
   868   000FCF                     TMR1H           equ	4047	;# 
   869   000FD0                     RCON            equ	4048	;# 
   870   000FD1                     WDTCON          equ	4049	;# 
   871   000FD2                     HLVDCON         equ	4050	;# 
   872   000FD2                     LVDCON          equ	4050	;# 
   873   000FD3                     OSCCON          equ	4051	;# 
   874   000FD5                     T0CON           equ	4053	;# 
   875   000FD6                     TMR0            equ	4054	;# 
   876   000FD6                     TMR0L           equ	4054	;# 
   877   000FD7                     TMR0H           equ	4055	;# 
   878   000FD8                     STATUS          equ	4056	;# 
   879   000FD9                     FSR2            equ	4057	;# 
   880   000FD9                     FSR2L           equ	4057	;# 
   881   000FDA                     FSR2H           equ	4058	;# 
   882   000FDB                     PLUSW2          equ	4059	;# 
   883   000FDC                     PREINC2         equ	4060	;# 
   884   000FDD                     POSTDEC2        equ	4061	;# 
   885   000FDE                     POSTINC2        equ	4062	;# 
   886   000FDF                     INDF2           equ	4063	;# 
   887   000FE0                     BSR             equ	4064	;# 
   888   000FE1                     FSR1            equ	4065	;# 
   889   000FE1                     FSR1L           equ	4065	;# 
   890   000FE2                     FSR1H           equ	4066	;# 
   891   000FE3                     PLUSW1          equ	4067	;# 
   892   000FE4                     PREINC1         equ	4068	;# 
   893   000FE5                     POSTDEC1        equ	4069	;# 
   894   000FE6                     POSTINC1        equ	4070	;# 
   895   000FE7                     INDF1           equ	4071	;# 
   896   000FE8                     WREG            equ	4072	;# 
   897   000FE9                     FSR0            equ	4073	;# 
   898   000FE9                     FSR0L           equ	4073	;# 
   899   000FEA                     FSR0H           equ	4074	;# 
   900   000FEB                     PLUSW0          equ	4075	;# 
   901   000FEC                     PREINC0         equ	4076	;# 
   902   000FED                     POSTDEC0        equ	4077	;# 
   903   000FEE                     POSTINC0        equ	4078	;# 
   904   000FEF                     INDF0           equ	4079	;# 
   905   000FF0                     INTCON3         equ	4080	;# 
   906   000FF1                     INTCON2         equ	4081	;# 
   907   000FF2                     INTCON          equ	4082	;# 
   908   000FF3                     PROD            equ	4083	;# 
   909   000FF3                     PRODL           equ	4083	;# 
   910   000FF4                     PRODH           equ	4084	;# 
   911   000FF5                     TABLAT          equ	4085	;# 
   912   000FF6                     TBLPTR          equ	4086	;# 
   913   000FF6                     TBLPTRL         equ	4086	;# 
   914   000FF7                     TBLPTRH         equ	4087	;# 
   915   000FF8                     TBLPTRU         equ	4088	;# 
   916   000FF9                     PCLAT           equ	4089	;# 
   917   000FF9                     PC              equ	4089	;# 
   918   000FF9                     PCL             equ	4089	;# 
   919   000FFA                     PCLATH          equ	4090	;# 
   920   000FFB                     PCLATU          equ	4091	;# 
   921   000FFC                     STKPTR          equ	4092	;# 
   922   000FFD                     TOS             equ	4093	;# 
   923   000FFD                     TOSL            equ	4093	;# 
   924   000FFE                     TOSH            equ	4094	;# 
   925   000FFF                     TOSU            equ	4095	;# 
   926   000F80                     PORTA           equ	3968	;# 
   927   000F81                     PORTB           equ	3969	;# 
   928   000F82                     PORTC           equ	3970	;# 
   929   000F83                     PORTD           equ	3971	;# 
   930   000F84                     PORTE           equ	3972	;# 
   931   000F89                     LATA            equ	3977	;# 
   932   000F8A                     LATB            equ	3978	;# 
   933   000F8B                     LATC            equ	3979	;# 
   934   000F8C                     LATD            equ	3980	;# 
   935   000F8D                     LATE            equ	3981	;# 
   936   000F92                     TRISA           equ	3986	;# 
   937   000F92                     DDRA            equ	3986	;# 
   938   000F93                     TRISB           equ	3987	;# 
   939   000F93                     DDRB            equ	3987	;# 
   940   000F94                     TRISC           equ	3988	;# 
   941   000F94                     DDRC            equ	3988	;# 
   942   000F95                     TRISD           equ	3989	;# 
   943   000F95                     DDRD            equ	3989	;# 
   944   000F96                     TRISE           equ	3990	;# 
   945   000F96                     DDRE            equ	3990	;# 
   946   000F9B                     OSCTUNE         equ	3995	;# 
   947   000F9D                     PIE1            equ	3997	;# 
   948   000F9E                     PIR1            equ	3998	;# 
   949   000F9F                     IPR1            equ	3999	;# 
   950   000FA0                     PIE2            equ	4000	;# 
   951   000FA1                     PIR2            equ	4001	;# 
   952   000FA2                     IPR2            equ	4002	;# 
   953   000FA6                     EECON1          equ	4006	;# 
   954   000FA7                     EECON2          equ	4007	;# 
   955   000FA8                     EEDATA          equ	4008	;# 
   956   000FA9                     EEADR           equ	4009	;# 
   957   000FAA                     EEADRH          equ	4010	;# 
   958   000FAB                     RCSTA           equ	4011	;# 
   959   000FAB                     RCSTA1          equ	4011	;# 
   960   000FAC                     TXSTA           equ	4012	;# 
   961   000FAC                     TXSTA1          equ	4012	;# 
   962   000FAD                     TXREG           equ	4013	;# 
   963   000FAD                     TXREG1          equ	4013	;# 
   964   000FAE                     RCREG           equ	4014	;# 
   965   000FAE                     RCREG1          equ	4014	;# 
   966   000FAF                     SPBRG           equ	4015	;# 
   967   000FAF                     SPBRG1          equ	4015	;# 
   968   000FB0                     SPBRGH          equ	4016	;# 
   969   000FB1                     T3CON           equ	4017	;# 
   970   000FB2                     TMR3            equ	4018	;# 
   971   000FB2                     TMR3L           equ	4018	;# 
   972   000FB3                     TMR3H           equ	4019	;# 
   973   000FB4                     CMCON           equ	4020	;# 
   974   000FB5                     CVRCON          equ	4021	;# 
   975   000FB6                     ECCP1AS         equ	4022	;# 
   976   000FB7                     PWM1CON         equ	4023	;# 
   977   000FB8                     BAUDCON         equ	4024	;# 
   978   000FB8                     BAUDCTL         equ	4024	;# 
   979   000FBA                     CCP2CON         equ	4026	;# 
   980   000FBB                     CCPR2           equ	4027	;# 
   981   000FBB                     CCPR2L          equ	4027	;# 
   982   000FBC                     CCPR2H          equ	4028	;# 
   983   000FBD                     CCP1CON         equ	4029	;# 
   984   000FBE                     CCPR1           equ	4030	;# 
   985   000FBE                     CCPR1L          equ	4030	;# 
   986   000FBF                     CCPR1H          equ	4031	;# 
   987   000FC0                     ADCON2          equ	4032	;# 
   988   000FC1                     ADCON1          equ	4033	;# 
   989   000FC2                     ADCON0          equ	4034	;# 
   990   000FC3                     ADRES           equ	4035	;# 
   991   000FC3                     ADRESL          equ	4035	;# 
   992   000FC4                     ADRESH          equ	4036	;# 
   993   000FC5                     SSPCON2         equ	4037	;# 
   994   000FC6                     SSPCON1         equ	4038	;# 
   995   000FC7                     SSPSTAT         equ	4039	;# 
   996   000FC8                     SSPADD          equ	4040	;# 
   997   000FC9                     SSPBUF          equ	4041	;# 
   998   000FCA                     T2CON           equ	4042	;# 
   999   000FCB                     PR2             equ	4043	;# 
  1000   000FCB                     MEMCON          equ	4043	;# 
  1001   000FCC                     TMR2            equ	4044	;# 
  1002   000FCD                     T1CON           equ	4045	;# 
  1003   000FCE                     TMR1            equ	4046	;# 
  1004   000FCE                     TMR1L           equ	4046	;# 
  1005   000FCF                     TMR1H           equ	4047	;# 
  1006   000FD0                     RCON            equ	4048	;# 
  1007   000FD1                     WDTCON          equ	4049	;# 
  1008   000FD2                     HLVDCON         equ	4050	;# 
  1009   000FD2                     LVDCON          equ	4050	;# 
  1010   000FD3                     OSCCON          equ	4051	;# 
  1011   000FD5                     T0CON           equ	4053	;# 
  1012   000FD6                     TMR0            equ	4054	;# 
  1013   000FD6                     TMR0L           equ	4054	;# 
  1014   000FD7                     TMR0H           equ	4055	;# 
  1015   000FD8                     STATUS          equ	4056	;# 
  1016   000FD9                     FSR2            equ	4057	;# 
  1017   000FD9                     FSR2L           equ	4057	;# 
  1018   000FDA                     FSR2H           equ	4058	;# 
  1019   000FDB                     PLUSW2          equ	4059	;# 
  1020   000FDC                     PREINC2         equ	4060	;# 
  1021   000FDD                     POSTDEC2        equ	4061	;# 
  1022   000FDE                     POSTINC2        equ	4062	;# 
  1023   000FDF                     INDF2           equ	4063	;# 
  1024   000FE0                     BSR             equ	4064	;# 
  1025   000FE1                     FSR1            equ	4065	;# 
  1026   000FE1                     FSR1L           equ	4065	;# 
  1027   000FE2                     FSR1H           equ	4066	;# 
  1028   000FE3                     PLUSW1          equ	4067	;# 
  1029   000FE4                     PREINC1         equ	4068	;# 
  1030   000FE5                     POSTDEC1        equ	4069	;# 
  1031   000FE6                     POSTINC1        equ	4070	;# 
  1032   000FE7                     INDF1           equ	4071	;# 
  1033   000FE8                     WREG            equ	4072	;# 
  1034   000FE9                     FSR0            equ	4073	;# 
  1035   000FE9                     FSR0L           equ	4073	;# 
  1036   000FEA                     FSR0H           equ	4074	;# 
  1037   000FEB                     PLUSW0          equ	4075	;# 
  1038   000FEC                     PREINC0         equ	4076	;# 
  1039   000FED                     POSTDEC0        equ	4077	;# 
  1040   000FEE                     POSTINC0        equ	4078	;# 
  1041   000FEF                     INDF0           equ	4079	;# 
  1042   000FF0                     INTCON3         equ	4080	;# 
  1043   000FF1                     INTCON2         equ	4081	;# 
  1044   000FF2                     INTCON          equ	4082	;# 
  1045   000FF3                     PROD            equ	4083	;# 
  1046   000FF3                     PRODL           equ	4083	;# 
  1047   000FF4                     PRODH           equ	4084	;# 
  1048   000FF5                     TABLAT          equ	4085	;# 
  1049   000FF6                     TBLPTR          equ	4086	;# 
  1050   000FF6                     TBLPTRL         equ	4086	;# 
  1051   000FF7                     TBLPTRH         equ	4087	;# 
  1052   000FF8                     TBLPTRU         equ	4088	;# 
  1053   000FF9                     PCLAT           equ	4089	;# 
  1054   000FF9                     PC              equ	4089	;# 
  1055   000FF9                     PCL             equ	4089	;# 
  1056   000FFA                     PCLATH          equ	4090	;# 
  1057   000FFB                     PCLATU          equ	4091	;# 
  1058   000FFC                     STKPTR          equ	4092	;# 
  1059   000FFD                     TOS             equ	4093	;# 
  1060   000FFD                     TOSL            equ	4093	;# 
  1061   000FFE                     TOSH            equ	4094	;# 
  1062   000FFF                     TOSU            equ	4095	;# 
  1063   000F80                     PORTA           equ	3968	;# 
  1064   000F81                     PORTB           equ	3969	;# 
  1065   000F82                     PORTC           equ	3970	;# 
  1066   000F83                     PORTD           equ	3971	;# 
  1067   000F84                     PORTE           equ	3972	;# 
  1068   000F89                     LATA            equ	3977	;# 
  1069   000F8A                     LATB            equ	3978	;# 
  1070   000F8B                     LATC            equ	3979	;# 
  1071   000F8C                     LATD            equ	3980	;# 
  1072   000F8D                     LATE            equ	3981	;# 
  1073   000F92                     TRISA           equ	3986	;# 
  1074   000F92                     DDRA            equ	3986	;# 
  1075   000F93                     TRISB           equ	3987	;# 
  1076   000F93                     DDRB            equ	3987	;# 
  1077   000F94                     TRISC           equ	3988	;# 
  1078   000F94                     DDRC            equ	3988	;# 
  1079   000F95                     TRISD           equ	3989	;# 
  1080   000F95                     DDRD            equ	3989	;# 
  1081   000F96                     TRISE           equ	3990	;# 
  1082   000F96                     DDRE            equ	3990	;# 
  1083   000F9B                     OSCTUNE         equ	3995	;# 
  1084   000F9D                     PIE1            equ	3997	;# 
  1085   000F9E                     PIR1            equ	3998	;# 
  1086   000F9F                     IPR1            equ	3999	;# 
  1087   000FA0                     PIE2            equ	4000	;# 
  1088   000FA1                     PIR2            equ	4001	;# 
  1089   000FA2                     IPR2            equ	4002	;# 
  1090   000FA6                     EECON1          equ	4006	;# 
  1091   000FA7                     EECON2          equ	4007	;# 
  1092   000FA8                     EEDATA          equ	4008	;# 
  1093   000FA9                     EEADR           equ	4009	;# 
  1094   000FAA                     EEADRH          equ	4010	;# 
  1095   000FAB                     RCSTA           equ	4011	;# 
  1096   000FAB                     RCSTA1          equ	4011	;# 
  1097   000FAC                     TXSTA           equ	4012	;# 
  1098   000FAC                     TXSTA1          equ	4012	;# 
  1099   000FAD                     TXREG           equ	4013	;# 
  1100   000FAD                     TXREG1          equ	4013	;# 
  1101   000FAE                     RCREG           equ	4014	;# 
  1102   000FAE                     RCREG1          equ	4014	;# 
  1103   000FAF                     SPBRG           equ	4015	;# 
  1104   000FAF                     SPBRG1          equ	4015	;# 
  1105   000FB0                     SPBRGH          equ	4016	;# 
  1106   000FB1                     T3CON           equ	4017	;# 
  1107   000FB2                     TMR3            equ	4018	;# 
  1108   000FB2                     TMR3L           equ	4018	;# 
  1109   000FB3                     TMR3H           equ	4019	;# 
  1110   000FB4                     CMCON           equ	4020	;# 
  1111   000FB5                     CVRCON          equ	4021	;# 
  1112   000FB6                     ECCP1AS         equ	4022	;# 
  1113   000FB7                     PWM1CON         equ	4023	;# 
  1114   000FB8                     BAUDCON         equ	4024	;# 
  1115   000FB8                     BAUDCTL         equ	4024	;# 
  1116   000FBA                     CCP2CON         equ	4026	;# 
  1117   000FBB                     CCPR2           equ	4027	;# 
  1118   000FBB                     CCPR2L          equ	4027	;# 
  1119   000FBC                     CCPR2H          equ	4028	;# 
  1120   000FBD                     CCP1CON         equ	4029	;# 
  1121   000FBE                     CCPR1           equ	4030	;# 
  1122   000FBE                     CCPR1L          equ	4030	;# 
  1123   000FBF                     CCPR1H          equ	4031	;# 
  1124   000FC0                     ADCON2          equ	4032	;# 
  1125   000FC1                     ADCON1          equ	4033	;# 
  1126   000FC2                     ADCON0          equ	4034	;# 
  1127   000FC3                     ADRES           equ	4035	;# 
  1128   000FC3                     ADRESL          equ	4035	;# 
  1129   000FC4                     ADRESH          equ	4036	;# 
  1130   000FC5                     SSPCON2         equ	4037	;# 
  1131   000FC6                     SSPCON1         equ	4038	;# 
  1132   000FC7                     SSPSTAT         equ	4039	;# 
  1133   000FC8                     SSPADD          equ	4040	;# 
  1134   000FC9                     SSPBUF          equ	4041	;# 
  1135   000FCA                     T2CON           equ	4042	;# 
  1136   000FCB                     PR2             equ	4043	;# 
  1137   000FCB                     MEMCON          equ	4043	;# 
  1138   000FCC                     TMR2            equ	4044	;# 
  1139   000FCD                     T1CON           equ	4045	;# 
  1140   000FCE                     TMR1            equ	4046	;# 
  1141   000FCE                     TMR1L           equ	4046	;# 
  1142   000FCF                     TMR1H           equ	4047	;# 
  1143   000FD0                     RCON            equ	4048	;# 
  1144   000FD1                     WDTCON          equ	4049	;# 
  1145   000FD2                     HLVDCON         equ	4050	;# 
  1146   000FD2                     LVDCON          equ	4050	;# 
  1147   000FD3                     OSCCON          equ	4051	;# 
  1148   000FD5                     T0CON           equ	4053	;# 
  1149   000FD6                     TMR0            equ	4054	;# 
  1150   000FD6                     TMR0L           equ	4054	;# 
  1151   000FD7                     TMR0H           equ	4055	;# 
  1152   000FD8                     STATUS          equ	4056	;# 
  1153   000FD9                     FSR2            equ	4057	;# 
  1154   000FD9                     FSR2L           equ	4057	;# 
  1155   000FDA                     FSR2H           equ	4058	;# 
  1156   000FDB                     PLUSW2          equ	4059	;# 
  1157   000FDC                     PREINC2         equ	4060	;# 
  1158   000FDD                     POSTDEC2        equ	4061	;# 
  1159   000FDE                     POSTINC2        equ	4062	;# 
  1160   000FDF                     INDF2           equ	4063	;# 
  1161   000FE0                     BSR             equ	4064	;# 
  1162   000FE1                     FSR1            equ	4065	;# 
  1163   000FE1                     FSR1L           equ	4065	;# 
  1164   000FE2                     FSR1H           equ	4066	;# 
  1165   000FE3                     PLUSW1          equ	4067	;# 
  1166   000FE4                     PREINC1         equ	4068	;# 
  1167   000FE5                     POSTDEC1        equ	4069	;# 
  1168   000FE6                     POSTINC1        equ	4070	;# 
  1169   000FE7                     INDF1           equ	4071	;# 
  1170   000FE8                     WREG            equ	4072	;# 
  1171   000FE9                     FSR0            equ	4073	;# 
  1172   000FE9                     FSR0L           equ	4073	;# 
  1173   000FEA                     FSR0H           equ	4074	;# 
  1174   000FEB                     PLUSW0          equ	4075	;# 
  1175   000FEC                     PREINC0         equ	4076	;# 
  1176   000FED                     POSTDEC0        equ	4077	;# 
  1177   000FEE                     POSTINC0        equ	4078	;# 
  1178   000FEF                     INDF0           equ	4079	;# 
  1179   000FF0                     INTCON3         equ	4080	;# 
  1180   000FF1                     INTCON2         equ	4081	;# 
  1181   000FF2                     INTCON          equ	4082	;# 
  1182   000FF3                     PROD            equ	4083	;# 
  1183   000FF3                     PRODL           equ	4083	;# 
  1184   000FF4                     PRODH           equ	4084	;# 
  1185   000FF5                     TABLAT          equ	4085	;# 
  1186   000FF6                     TBLPTR          equ	4086	;# 
  1187   000FF6                     TBLPTRL         equ	4086	;# 
  1188   000FF7                     TBLPTRH         equ	4087	;# 
  1189   000FF8                     TBLPTRU         equ	4088	;# 
  1190   000FF9                     PCLAT           equ	4089	;# 
  1191   000FF9                     PC              equ	4089	;# 
  1192   000FF9                     PCL             equ	4089	;# 
  1193   000FFA                     PCLATH          equ	4090	;# 
  1194   000FFB                     PCLATU          equ	4091	;# 
  1195   000FFC                     STKPTR          equ	4092	;# 
  1196   000FFD                     TOS             equ	4093	;# 
  1197   000FFD                     TOSL            equ	4093	;# 
  1198   000FFE                     TOSH            equ	4094	;# 
  1199   000FFF                     TOSU            equ	4095	;# 
  1200   000F80                     PORTA           equ	3968	;# 
  1201   000F81                     PORTB           equ	3969	;# 
  1202   000F82                     PORTC           equ	3970	;# 
  1203   000F83                     PORTD           equ	3971	;# 
  1204   000F84                     PORTE           equ	3972	;# 
  1205   000F89                     LATA            equ	3977	;# 
  1206   000F8A                     LATB            equ	3978	;# 
  1207   000F8B                     LATC            equ	3979	;# 
  1208   000F8C                     LATD            equ	3980	;# 
  1209   000F8D                     LATE            equ	3981	;# 
  1210   000F92                     TRISA           equ	3986	;# 
  1211   000F92                     DDRA            equ	3986	;# 
  1212   000F93                     TRISB           equ	3987	;# 
  1213   000F93                     DDRB            equ	3987	;# 
  1214   000F94                     TRISC           equ	3988	;# 
  1215   000F94                     DDRC            equ	3988	;# 
  1216   000F95                     TRISD           equ	3989	;# 
  1217   000F95                     DDRD            equ	3989	;# 
  1218   000F96                     TRISE           equ	3990	;# 
  1219   000F96                     DDRE            equ	3990	;# 
  1220   000F9B                     OSCTUNE         equ	3995	;# 
  1221   000F9D                     PIE1            equ	3997	;# 
  1222   000F9E                     PIR1            equ	3998	;# 
  1223   000F9F                     IPR1            equ	3999	;# 
  1224   000FA0                     PIE2            equ	4000	;# 
  1225   000FA1                     PIR2            equ	4001	;# 
  1226   000FA2                     IPR2            equ	4002	;# 
  1227   000FA6                     EECON1          equ	4006	;# 
  1228   000FA7                     EECON2          equ	4007	;# 
  1229   000FA8                     EEDATA          equ	4008	;# 
  1230   000FA9                     EEADR           equ	4009	;# 
  1231   000FAA                     EEADRH          equ	4010	;# 
  1232   000FAB                     RCSTA           equ	4011	;# 
  1233   000FAB                     RCSTA1          equ	4011	;# 
  1234   000FAC                     TXSTA           equ	4012	;# 
  1235   000FAC                     TXSTA1          equ	4012	;# 
  1236   000FAD                     TXREG           equ	4013	;# 
  1237   000FAD                     TXREG1          equ	4013	;# 
  1238   000FAE                     RCREG           equ	4014	;# 
  1239   000FAE                     RCREG1          equ	4014	;# 
  1240   000FAF                     SPBRG           equ	4015	;# 
  1241   000FAF                     SPBRG1          equ	4015	;# 
  1242   000FB0                     SPBRGH          equ	4016	;# 
  1243   000FB1                     T3CON           equ	4017	;# 
  1244   000FB2                     TMR3            equ	4018	;# 
  1245   000FB2                     TMR3L           equ	4018	;# 
  1246   000FB3                     TMR3H           equ	4019	;# 
  1247   000FB4                     CMCON           equ	4020	;# 
  1248   000FB5                     CVRCON          equ	4021	;# 
  1249   000FB6                     ECCP1AS         equ	4022	;# 
  1250   000FB7                     PWM1CON         equ	4023	;# 
  1251   000FB8                     BAUDCON         equ	4024	;# 
  1252   000FB8                     BAUDCTL         equ	4024	;# 
  1253   000FBA                     CCP2CON         equ	4026	;# 
  1254   000FBB                     CCPR2           equ	4027	;# 
  1255   000FBB                     CCPR2L          equ	4027	;# 
  1256   000FBC                     CCPR2H          equ	4028	;# 
  1257   000FBD                     CCP1CON         equ	4029	;# 
  1258   000FBE                     CCPR1           equ	4030	;# 
  1259   000FBE                     CCPR1L          equ	4030	;# 
  1260   000FBF                     CCPR1H          equ	4031	;# 
  1261   000FC0                     ADCON2          equ	4032	;# 
  1262   000FC1                     ADCON1          equ	4033	;# 
  1263   000FC2                     ADCON0          equ	4034	;# 
  1264   000FC3                     ADRES           equ	4035	;# 
  1265   000FC3                     ADRESL          equ	4035	;# 
  1266   000FC4                     ADRESH          equ	4036	;# 
  1267   000FC5                     SSPCON2         equ	4037	;# 
  1268   000FC6                     SSPCON1         equ	4038	;# 
  1269   000FC7                     SSPSTAT         equ	4039	;# 
  1270   000FC8                     SSPADD          equ	4040	;# 
  1271   000FC9                     SSPBUF          equ	4041	;# 
  1272   000FCA                     T2CON           equ	4042	;# 
  1273   000FCB                     PR2             equ	4043	;# 
  1274   000FCB                     MEMCON          equ	4043	;# 
  1275   000FCC                     TMR2            equ	4044	;# 
  1276   000FCD                     T1CON           equ	4045	;# 
  1277   000FCE                     TMR1            equ	4046	;# 
  1278   000FCE                     TMR1L           equ	4046	;# 
  1279   000FCF                     TMR1H           equ	4047	;# 
  1280   000FD0                     RCON            equ	4048	;# 
  1281   000FD1                     WDTCON          equ	4049	;# 
  1282   000FD2                     HLVDCON         equ	4050	;# 
  1283   000FD2                     LVDCON          equ	4050	;# 
  1284   000FD3                     OSCCON          equ	4051	;# 
  1285   000FD5                     T0CON           equ	4053	;# 
  1286   000FD6                     TMR0            equ	4054	;# 
  1287   000FD6                     TMR0L           equ	4054	;# 
  1288   000FD7                     TMR0H           equ	4055	;# 
  1289   000FD8                     STATUS          equ	4056	;# 
  1290   000FD9                     FSR2            equ	4057	;# 
  1291   000FD9                     FSR2L           equ	4057	;# 
  1292   000FDA                     FSR2H           equ	4058	;# 
  1293   000FDB                     PLUSW2          equ	4059	;# 
  1294   000FDC                     PREINC2         equ	4060	;# 
  1295   000FDD                     POSTDEC2        equ	4061	;# 
  1296   000FDE                     POSTINC2        equ	4062	;# 
  1297   000FDF                     INDF2           equ	4063	;# 
  1298   000FE0                     BSR             equ	4064	;# 
  1299   000FE1                     FSR1            equ	4065	;# 
  1300   000FE1                     FSR1L           equ	4065	;# 
  1301   000FE2                     FSR1H           equ	4066	;# 
  1302   000FE3                     PLUSW1          equ	4067	;# 
  1303   000FE4                     PREINC1         equ	4068	;# 
  1304   000FE5                     POSTDEC1        equ	4069	;# 
  1305   000FE6                     POSTINC1        equ	4070	;# 
  1306   000FE7                     INDF1           equ	4071	;# 
  1307   000FE8                     WREG            equ	4072	;# 
  1308   000FE9                     FSR0            equ	4073	;# 
  1309   000FE9                     FSR0L           equ	4073	;# 
  1310   000FEA                     FSR0H           equ	4074	;# 
  1311   000FEB                     PLUSW0          equ	4075	;# 
  1312   000FEC                     PREINC0         equ	4076	;# 
  1313   000FED                     POSTDEC0        equ	4077	;# 
  1314   000FEE                     POSTINC0        equ	4078	;# 
  1315   000FEF                     INDF0           equ	4079	;# 
  1316   000FF0                     INTCON3         equ	4080	;# 
  1317   000FF1                     INTCON2         equ	4081	;# 
  1318   000FF2                     INTCON          equ	4082	;# 
  1319   000FF3                     PROD            equ	4083	;# 
  1320   000FF3                     PRODL           equ	4083	;# 
  1321   000FF4                     PRODH           equ	4084	;# 
  1322   000FF5                     TABLAT          equ	4085	;# 
  1323   000FF6                     TBLPTR          equ	4086	;# 
  1324   000FF6                     TBLPTRL         equ	4086	;# 
  1325   000FF7                     TBLPTRH         equ	4087	;# 
  1326   000FF8                     TBLPTRU         equ	4088	;# 
  1327   000FF9                     PCLAT           equ	4089	;# 
  1328   000FF9                     PC              equ	4089	;# 
  1329   000FF9                     PCL             equ	4089	;# 
  1330   000FFA                     PCLATH          equ	4090	;# 
  1331   000FFB                     PCLATU          equ	4091	;# 
  1332   000FFC                     STKPTR          equ	4092	;# 
  1333   000FFD                     TOS             equ	4093	;# 
  1334   000FFD                     TOSL            equ	4093	;# 
  1335   000FFE                     TOSH            equ	4094	;# 
  1336   000FFF                     TOSU            equ	4095	;# 
  1337   000F80                     PORTA           equ	3968	;# 
  1338   000F81                     PORTB           equ	3969	;# 
  1339   000F82                     PORTC           equ	3970	;# 
  1340   000F83                     PORTD           equ	3971	;# 
  1341   000F84                     PORTE           equ	3972	;# 
  1342   000F89                     LATA            equ	3977	;# 
  1343   000F8A                     LATB            equ	3978	;# 
  1344   000F8B                     LATC            equ	3979	;# 
  1345   000F8C                     LATD            equ	3980	;# 
  1346   000F8D                     LATE            equ	3981	;# 
  1347   000F92                     TRISA           equ	3986	;# 
  1348   000F92                     DDRA            equ	3986	;# 
  1349   000F93                     TRISB           equ	3987	;# 
  1350   000F93                     DDRB            equ	3987	;# 
  1351   000F94                     TRISC           equ	3988	;# 
  1352   000F94                     DDRC            equ	3988	;# 
  1353   000F95                     TRISD           equ	3989	;# 
  1354   000F95                     DDRD            equ	3989	;# 
  1355   000F96                     TRISE           equ	3990	;# 
  1356   000F96                     DDRE            equ	3990	;# 
  1357   000F9B                     OSCTUNE         equ	3995	;# 
  1358   000F9D                     PIE1            equ	3997	;# 
  1359   000F9E                     PIR1            equ	3998	;# 
  1360   000F9F                     IPR1            equ	3999	;# 
  1361   000FA0                     PIE2            equ	4000	;# 
  1362   000FA1                     PIR2            equ	4001	;# 
  1363   000FA2                     IPR2            equ	4002	;# 
  1364   000FA6                     EECON1          equ	4006	;# 
  1365   000FA7                     EECON2          equ	4007	;# 
  1366   000FA8                     EEDATA          equ	4008	;# 
  1367   000FA9                     EEADR           equ	4009	;# 
  1368   000FAA                     EEADRH          equ	4010	;# 
  1369   000FAB                     RCSTA           equ	4011	;# 
  1370   000FAB                     RCSTA1          equ	4011	;# 
  1371   000FAC                     TXSTA           equ	4012	;# 
  1372   000FAC                     TXSTA1          equ	4012	;# 
  1373   000FAD                     TXREG           equ	4013	;# 
  1374   000FAD                     TXREG1          equ	4013	;# 
  1375   000FAE                     RCREG           equ	4014	;# 
  1376   000FAE                     RCREG1          equ	4014	;# 
  1377   000FAF                     SPBRG           equ	4015	;# 
  1378   000FAF                     SPBRG1          equ	4015	;# 
  1379   000FB0                     SPBRGH          equ	4016	;# 
  1380   000FB1                     T3CON           equ	4017	;# 
  1381   000FB2                     TMR3            equ	4018	;# 
  1382   000FB2                     TMR3L           equ	4018	;# 
  1383   000FB3                     TMR3H           equ	4019	;# 
  1384   000FB4                     CMCON           equ	4020	;# 
  1385   000FB5                     CVRCON          equ	4021	;# 
  1386   000FB6                     ECCP1AS         equ	4022	;# 
  1387   000FB7                     PWM1CON         equ	4023	;# 
  1388   000FB8                     BAUDCON         equ	4024	;# 
  1389   000FB8                     BAUDCTL         equ	4024	;# 
  1390   000FBA                     CCP2CON         equ	4026	;# 
  1391   000FBB                     CCPR2           equ	4027	;# 
  1392   000FBB                     CCPR2L          equ	4027	;# 
  1393   000FBC                     CCPR2H          equ	4028	;# 
  1394   000FBD                     CCP1CON         equ	4029	;# 
  1395   000FBE                     CCPR1           equ	4030	;# 
  1396   000FBE                     CCPR1L          equ	4030	;# 
  1397   000FBF                     CCPR1H          equ	4031	;# 
  1398   000FC0                     ADCON2          equ	4032	;# 
  1399   000FC1                     ADCON1          equ	4033	;# 
  1400   000FC2                     ADCON0          equ	4034	;# 
  1401   000FC3                     ADRES           equ	4035	;# 
  1402   000FC3                     ADRESL          equ	4035	;# 
  1403   000FC4                     ADRESH          equ	4036	;# 
  1404   000FC5                     SSPCON2         equ	4037	;# 
  1405   000FC6                     SSPCON1         equ	4038	;# 
  1406   000FC7                     SSPSTAT         equ	4039	;# 
  1407   000FC8                     SSPADD          equ	4040	;# 
  1408   000FC9                     SSPBUF          equ	4041	;# 
  1409   000FCA                     T2CON           equ	4042	;# 
  1410   000FCB                     PR2             equ	4043	;# 
  1411   000FCB                     MEMCON          equ	4043	;# 
  1412   000FCC                     TMR2            equ	4044	;# 
  1413   000FCD                     T1CON           equ	4045	;# 
  1414   000FCE                     TMR1            equ	4046	;# 
  1415   000FCE                     TMR1L           equ	4046	;# 
  1416   000FCF                     TMR1H           equ	4047	;# 
  1417   000FD0                     RCON            equ	4048	;# 
  1418   000FD1                     WDTCON          equ	4049	;# 
  1419   000FD2                     HLVDCON         equ	4050	;# 
  1420   000FD2                     LVDCON          equ	4050	;# 
  1421   000FD3                     OSCCON          equ	4051	;# 
  1422   000FD5                     T0CON           equ	4053	;# 
  1423   000FD6                     TMR0            equ	4054	;# 
  1424   000FD6                     TMR0L           equ	4054	;# 
  1425   000FD7                     TMR0H           equ	4055	;# 
  1426   000FD8                     STATUS          equ	4056	;# 
  1427   000FD9                     FSR2            equ	4057	;# 
  1428   000FD9                     FSR2L           equ	4057	;# 
  1429   000FDA                     FSR2H           equ	4058	;# 
  1430   000FDB                     PLUSW2          equ	4059	;# 
  1431   000FDC                     PREINC2         equ	4060	;# 
  1432   000FDD                     POSTDEC2        equ	4061	;# 
  1433   000FDE                     POSTINC2        equ	4062	;# 
  1434   000FDF                     INDF2           equ	4063	;# 
  1435   000FE0                     BSR             equ	4064	;# 
  1436   000FE1                     FSR1            equ	4065	;# 
  1437   000FE1                     FSR1L           equ	4065	;# 
  1438   000FE2                     FSR1H           equ	4066	;# 
  1439   000FE3                     PLUSW1          equ	4067	;# 
  1440   000FE4                     PREINC1         equ	4068	;# 
  1441   000FE5                     POSTDEC1        equ	4069	;# 
  1442   000FE6                     POSTINC1        equ	4070	;# 
  1443   000FE7                     INDF1           equ	4071	;# 
  1444   000FE8                     WREG            equ	4072	;# 
  1445   000FE9                     FSR0            equ	4073	;# 
  1446   000FE9                     FSR0L           equ	4073	;# 
  1447   000FEA                     FSR0H           equ	4074	;# 
  1448   000FEB                     PLUSW0          equ	4075	;# 
  1449   000FEC                     PREINC0         equ	4076	;# 
  1450   000FED                     POSTDEC0        equ	4077	;# 
  1451   000FEE                     POSTINC0        equ	4078	;# 
  1452   000FEF                     INDF0           equ	4079	;# 
  1453   000FF0                     INTCON3         equ	4080	;# 
  1454   000FF1                     INTCON2         equ	4081	;# 
  1455   000FF2                     INTCON          equ	4082	;# 
  1456   000FF3                     PROD            equ	4083	;# 
  1457   000FF3                     PRODL           equ	4083	;# 
  1458   000FF4                     PRODH           equ	4084	;# 
  1459   000FF5                     TABLAT          equ	4085	;# 
  1460   000FF6                     TBLPTR          equ	4086	;# 
  1461   000FF6                     TBLPTRL         equ	4086	;# 
  1462   000FF7                     TBLPTRH         equ	4087	;# 
  1463   000FF8                     TBLPTRU         equ	4088	;# 
  1464   000FF9                     PCLAT           equ	4089	;# 
  1465   000FF9                     PC              equ	4089	;# 
  1466   000FF9                     PCL             equ	4089	;# 
  1467   000FFA                     PCLATH          equ	4090	;# 
  1468   000FFB                     PCLATU          equ	4091	;# 
  1469   000FFC                     STKPTR          equ	4092	;# 
  1470   000FFD                     TOS             equ	4093	;# 
  1471   000FFD                     TOSL            equ	4093	;# 
  1472   000FFE                     TOSH            equ	4094	;# 
  1473   000FFF                     TOSU            equ	4095	;# 
  1474                           
  1475                           	psect	idataCOMRAM
  1476   0014E0                     __pidataCOMRAM:
  1477                           	callstack 0
  1478                           
  1479                           ;initializer for _keypad_values
  1480   0014E0  37                 	db	55
  1481   0014E1  38                 	db	56
  1482   0014E2  39                 	db	57
  1483   0014E3  2F                 	db	47
  1484   0014E4  34                 	db	52
  1485   0014E5  35                 	db	53
  1486   0014E6  36                 	db	54
  1487   0014E7  2A                 	db	42
  1488   0014E8  31                 	db	49
  1489   0014E9  32                 	db	50
  1490   0014EA  33                 	db	51
  1491   0014EB  2D                 	db	45
  1492   0014EC  43                 	db	67
  1493   0014ED  30                 	db	48
  1494   0014EE  3D                 	db	61
  1495   0014EF  2B                 	db	43
  1496                           
  1497                           ;initializer for _port_register
  1498   0014F0  80                 	db	128
  1499   0014F1  0F                 	db	15
  1500   0014F2  81                 	db	129
  1501   0014F3  0F                 	db	15
  1502   0014F4  82                 	db	130
  1503   0014F5  0F                 	db	15
  1504   0014F6  83                 	db	131
  1505   0014F7  0F                 	db	15
  1506   0014F8  84                 	db	132
  1507   0014F9  0F                 	db	15
  1508                           
  1509                           ;initializer for _lat_register
  1510   0014FA  89                 	db	137
  1511   0014FB  0F                 	db	15
  1512   0014FC  8A                 	db	138
  1513   0014FD  0F                 	db	15
  1514   0014FE  8B                 	db	139
  1515   0014FF  0F                 	db	15
  1516   001500  8C                 	db	140
  1517   001501  0F                 	db	15
  1518   001502  8D                 	db	141
  1519   001503  0F                 	db	15
  1520                           
  1521                           ;initializer for _tris_register
  1522   001504  92                 	db	146
  1523   001505  0F                 	db	15
  1524   001506  93                 	db	147
  1525   001507  0F                 	db	15
  1526   001508  94                 	db	148
  1527   001509  0F                 	db	15
  1528   00150A  95                 	db	149
  1529   00150B  0F                 	db	15
  1530   00150C  96                 	db	150
  1531   00150D  0F                 	db	15
  1532                           
  1533                           ;initializer for _name
  1534   00150E  6F                 	db	111
  1535   00150F  6D                 	db	109
  1536   001510  61                 	db	97
  1537   001511  72                 	db	114
  1538   001512  00                 	db	0
  1539                           
  1540                           ;initializer for _cnt
  1541   001513  F5                 	db	245
  1542                           
  1543                           ;initializer for _ret
  1544   001514  01                 	db	1
  1545                           
  1546                           ;initializer for _seg_on_logic
  1547   001515  01                 	db	1
  1548                           
  1549                           ;initializer for _lcd
  1550   001516  0A                 	db	10
  1551   001517  02                 	db	2
  1552   001518  12                 	db	18
  1553   001519  1A                 	db	26
  1554   00151A  22                 	db	34
  1555   00151B  2A                 	db	42
  1556   00151C  32                 	db	50
  1557   00151D  3A                 	db	58
  1558   00151E  03                 	db	3
  1559   00151F  0B                 	db	11
  1560                           
  1561                           	psect	smallconst
  1562   001000                     __psmallconst:
  1563                           	callstack 0
  1564   001000  00                 	db	0
  1565   001001                     _R:
  1566                           	callstack 0
  1567   001001  00                 	db	0
  1568   001002  08                 	db	8
  1569   001003  04                 	db	4
  1570   001004  07                 	db	7
  1571   001005  04                 	db	4
  1572   001006  18                 	db	24
  1573   001007  00                 	db	0
  1574   001008  00                 	db	0
  1575   001009                     __end_of_R:
  1576                           	callstack 0
  1577   001009                     _M:
  1578                           	callstack 0
  1579   001009  00                 	db	0
  1580   00100A  0E                 	db	14
  1581   00100B  0A                 	db	10
  1582   00100C  1B                 	db	27
  1583   00100D  0E                 	db	14
  1584   00100E  00                 	db	0
  1585   00100F  00                 	db	0
  1586   001010  00                 	db	0
  1587   001011                     __end_of_M:
  1588                           	callstack 0
  1589   001011                     _O:
  1590                           	callstack 0
  1591   001011  00                 	db	0
  1592   001012  07                 	db	7
  1593   001013  04                 	db	4
  1594   001014  1F                 	db	31
  1595   001015  00                 	db	0
  1596   001016  00                 	db	0
  1597   001017  00                 	db	0
  1598   001018  00                 	db	0
  1599   001019                     __end_of_O:
  1600                           	callstack 0
  1601   000F84                     _PORTE          set	3972
  1602   000F83                     _PORTD          set	3971
  1603   000F82                     _PORTC          set	3970
  1604   000F81                     _PORTB          set	3969
  1605   000F80                     _PORTA          set	3968
  1606   000F8D                     _LATE           set	3981
  1607   000F8C                     _LATD           set	3980
  1608   000F8B                     _LATC           set	3979
  1609   000F8A                     _LATB           set	3978
  1610   000F89                     _LATA           set	3977
  1611   000F96                     _TRISE          set	3990
  1612   000F95                     _TRISD          set	3989
  1613   000F94                     _TRISC          set	3988
  1614   000F93                     _TRISB          set	3987
  1615   000F92                     _TRISA          set	3986
  1616   001019                     STR_1:
  1617   001019  25                 	db	37
  1618   00101A  75                 	db	117	;'u'
  1619   00101B  00                 	db	0
  1620   001019                     STR_2           equ	STR_1
  1621   001019                     STR_3           equ	STR_1
  1622   00101C  00                 	db	0	; dummy byte at the end
  1623   001000                     __smallconst    set	__psmallconst
  1624   001000                     __mediumconst   set	__psmallconst
  1625   000002                     __activetblptr  equ	2
  1626                           
  1627                           ; #config settings
  1628                           
  1629                           	psect	cinit
  1630   0015DC                     __pcinit:
  1631                           	callstack 0
  1632   0015DC                     start_initialization:
  1633                           	callstack 0
  1634   0015DC                     __initialization:
  1635                           	callstack 0
  1636                           
  1637                           ; Initialize objects allocated to COMRAM (64 bytes)
  1638                           ; load TBLPTR registers with __pidataCOMRAM
  1639   0015DC  0EE0               	movlw	low __pidataCOMRAM
  1640   0015DE  6EF6               	movwf	tblptrl,c
  1641   0015E0  0E14               	movlw	high __pidataCOMRAM
  1642   0015E2  6EF7               	movwf	tblptrh,c
  1643   0015E4  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
  1644   0015E6  6EF8               	movwf	tblptru,c
  1645   0015E8  EE00  F001         	lfsr	0,__pdataCOMRAM
  1646   0015EC  EE10 F040          	lfsr	1,64
  1647   0015F0                     copy_data0:
  1648   0015F0  0009               	tblrd		*+
  1649   0015F2  CFF5 FFEE          	movff	tablat,postinc0
  1650   0015F6  50E5               	movf	postdec1,w,c
  1651   0015F8  50E1               	movf	fsr1l,w,c
  1652   0015FA  E1FA               	bnz	copy_data0
  1653                           
  1654                           ; Clear objects allocated to COMRAM (15 bytes)
  1655   0015FC  EE00  F063         	lfsr	0,__pbssCOMRAM
  1656   001600  0E0F               	movlw	15
  1657   001602                     clear_0:
  1658   001602  6AEE               	clrf	postinc0,c
  1659   001604  06E8               	decf	wreg,f,c
  1660   001606  E1FD               	bnz	clear_0
  1661   001608                     end_of_initialization:
  1662                           	callstack 0
  1663   001608                     __end_of__initialization:
  1664                           	callstack 0
  1665   001608  0E00               	movlw	low (__Lmediumconst shr (0+16))
  1666   00160A  6EF8               	movwf	tblptru,c
  1667   00160C  0100               	movlb	0
  1668   00160E  EF09  F00B         	goto	_main	;jump to C main() function
  1669                           
  1670                           	psect	bssCOMRAM
  1671   000063                     __pbssCOMRAM:
  1672                           	callstack 0
  1673   000063                     _chr:
  1674                           	callstack 0
  1675   000063                     	ds	4
  1676   000067                     _errno:
  1677                           	callstack 0
  1678   000067                     	ds	2
  1679   000069                     _value_recived:
  1680                           	callstack 0
  1681   000069                     	ds	1
  1682   00006A                     relay_turn_off@F3087:
  1683                           	callstack 0
  1684   00006A                     	ds	1
  1685   00006B                     relay_turn_on@F3082:
  1686                           	callstack 0
  1687   00006B                     	ds	1
  1688   00006C                     relay_intialize@F3077:
  1689                           	callstack 0
  1690   00006C                     	ds	1
  1691   00006D                     led_turn_toggle@F3095:
  1692                           	callstack 0
  1693   00006D                     	ds	1
  1694   00006E                     led_turn_off@F3090:
  1695                           	callstack 0
  1696   00006E                     	ds	1
  1697   00006F                     led_turn_on@F3085:
  1698                           	callstack 0
  1699   00006F                     	ds	1
  1700   000070                     led_initialize@F3079:
  1701                           	callstack 0
  1702   000070                     	ds	1
  1703   000071                     _seg_off_logic:
  1704                           	callstack 0
  1705   000071                     	ds	1
  1706                           
  1707                           	psect	dataCOMRAM
  1708   000001                     __pdataCOMRAM:
  1709                           	callstack 0
  1710   000001                     _keypad_values:
  1711                           	callstack 0
  1712   000001                     	ds	16
  1713   000011                     _port_register:
  1714                           	callstack 0
  1715   000011                     	ds	10
  1716   00001B                     _lat_register:
  1717                           	callstack 0
  1718   00001B                     	ds	10
  1719   000025                     _tris_register:
  1720                           	callstack 0
  1721   000025                     	ds	10
  1722   00002F                     _name:
  1723                           	callstack 0
  1724   00002F                     	ds	5
  1725   000034                     _cnt:
  1726                           	callstack 0
  1727   000034                     	ds	1
  1728   000035                     _ret:
  1729                           	callstack 0
  1730   000035                     	ds	1
  1731   000036                     _seg_on_logic:
  1732                           	callstack 0
  1733   000036                     	ds	1
  1734   000037                     _lcd:
  1735                           	callstack 0
  1736   000037                     	ds	10
  1737                           
  1738                           	psect	cstackCOMRAM
  1739   000041                     __pcstackCOMRAM:
  1740                           	callstack 0
  1741   000041                     gpio_pin_write_direction@pin_config:
  1742                           	callstack 0
  1743   000041                     gpio_pin_write_logic@_pin_config:
  1744                           	callstack 0
  1745                           
  1746                           ; 1 bytes @ 0x0
  1747   000041                     	ds	1
  1748   000042                     gpio_pin_write_direction@direction:
  1749                           	callstack 0
  1750   000042                     gpio_pin_write_logic@logic_status:
  1751                           	callstack 0
  1752                           
  1753                           ; 1 bytes @ 0x1
  1754   000042                     	ds	1
  1755   000043                     ??_gpio_pin_write_direction:
  1756   000043                     ??_gpio_pin_write_logic:
  1757                           
  1758                           ; 1 bytes @ 0x2
  1759   000043                     	ds	5
  1760   000048                     gpio_pin_write_direction@ret:
  1761                           	callstack 0
  1762   000048                     gpio_pin_write_logic@ret:
  1763                           	callstack 0
  1764                           
  1765                           ; 1 bytes @ 0x7
  1766   000048                     	ds	1
  1767   000049                     send_byte@lcd:
  1768                           	callstack 0
  1769   000049                     send_enable_signal@lcd:
  1770                           	callstack 0
  1771                           
  1772                           ; 1 bytes @ 0x8
  1773   000049                     	ds	1
  1774   00004A                     send_byte@command:
  1775                           	callstack 0
  1776   00004A                     send_enable_signal@ret:
  1777                           	callstack 0
  1778   00004A                     
  1779                           ; 1 bytes @ 0x9
  1780   00004A                     	ds	1
  1781   00004B                     ??_send_byte:
  1782                           
  1783                           ; 1 bytes @ 0xA
  1784   00004B                     	ds	2
  1785   00004D                     send_byte@ret:
  1786                           	callstack 0
  1787                           
  1788                           ; 1 bytes @ 0xC
  1789   00004D                     	ds	1
  1790   00004E                     send_byte@wire:
  1791                           	callstack 0
  1792                           
  1793                           ; 1 bytes @ 0xD
  1794   00004E                     	ds	1
  1795   00004F                     lcd_send_command@lcd:
  1796                           	callstack 0
  1797   00004F                     lcd_print_chr@lcd:
  1798                           	callstack 0
  1799                           
  1800                           ; 1 bytes @ 0xE
  1801   00004F                     	ds	1
  1802   000050                     lcd_send_command@command:
  1803                           	callstack 0
  1804   000050                     lcd_print_chr@character:
  1805                           	callstack 0
  1806                           
  1807                           ; 1 bytes @ 0xF
  1808   000050                     	ds	1
  1809   000051                     lcd_send_command@ret:
  1810                           	callstack 0
  1811   000051                     lcd_print_chr@ret:
  1812                           	callstack 0
  1813   000051                     
  1814                           ; 1 bytes @ 0x10
  1815   000051                     	ds	1
  1816   000052                     lcd_inintialize@lcd:
  1817                           	callstack 0
  1818   000052                     lcd_set_cursor@lcd:
  1819                           	callstack 0
  1820                           
  1821                           ; 1 bytes @ 0x11
  1822   000052                     	ds	1
  1823   000053                     lcd_set_cursor@row:
  1824                           	callstack 0
  1825   000053                     ??_lcd_inintialize:
  1826                           
  1827                           ; 1 bytes @ 0x12
  1828   000053                     	ds	1
  1829   000054                     lcd_inintialize@wire:
  1830                           	callstack 0
  1831   000054                     lcd_set_cursor@col:
  1832                           	callstack 0
  1833                           
  1834                           ; 1 bytes @ 0x13
  1835   000054                     	ds	1
  1836   000055                     lcd_inintialize@ret:
  1837                           	callstack 0
  1838   000055                     lcd_set_cursor@ret:
  1839                           	callstack 0
  1840   000055                     
  1841                           ; 1 bytes @ 0x14
  1842   000055                     	ds	1
  1843   000056                     lcd_print_chr_pos@lcd:
  1844                           	callstack 0
  1845   000056                     
  1846                           ; 1 bytes @ 0x15
  1847   000056                     	ds	1
  1848   000057                     lcd_print_chr_pos@row:
  1849                           	callstack 0
  1850                           
  1851                           ; 1 bytes @ 0x16
  1852   000057                     	ds	1
  1853   000058                     lcd_print_chr_pos@col:
  1854                           	callstack 0
  1855                           
  1856                           ; 1 bytes @ 0x17
  1857   000058                     	ds	1
  1858   000059                     lcd_print_chr_pos@character:
  1859                           	callstack 0
  1860                           
  1861                           ; 1 bytes @ 0x18
  1862   000059                     	ds	1
  1863   00005A                     lcd_print_chr_pos@ret:
  1864                           	callstack 0
  1865   00005A                     
  1866                           ; 1 bytes @ 0x19
  1867   00005A                     	ds	1
  1868   00005B                     lcd_print_custom_chr@lcd:
  1869                           	callstack 0
  1870                           
  1871                           ; 1 bytes @ 0x1A
  1872   00005B                     	ds	1
  1873   00005C                     lcd_print_custom_chr@chr:
  1874                           	callstack 0
  1875                           
  1876                           ; 1 bytes @ 0x1B
  1877   00005C                     	ds	1
  1878   00005D                     lcd_print_custom_chr@row:
  1879                           	callstack 0
  1880                           
  1881                           ; 1 bytes @ 0x1C
  1882   00005D                     	ds	1
  1883   00005E                     lcd_print_custom_chr@col:
  1884                           	callstack 0
  1885                           
  1886                           ; 1 bytes @ 0x1D
  1887   00005E                     	ds	1
  1888   00005F                     lcd_print_custom_chr@mem_pos:
  1889                           	callstack 0
  1890                           
  1891                           ; 1 bytes @ 0x1E
  1892   00005F                     	ds	1
  1893   000060                     ??_lcd_print_custom_chr:
  1894                           
  1895                           ; 1 bytes @ 0x1F
  1896   000060                     	ds	1
  1897   000061                     lcd_print_custom_chr@ret:
  1898                           	callstack 0
  1899                           
  1900                           ; 1 bytes @ 0x20
  1901   000061                     	ds	1
  1902   000062                     lcd_print_custom_chr@cnt:
  1903                           	callstack 0
  1904                           
  1905                           ; 1 bytes @ 0x21
  1906   000062                     	ds	1
  1907   000063                     
  1908                           ; 1 bytes @ 0x22
  1909 ;;
  1910 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
  1911 ;;
  1912 ;; *************** function _main *****************
  1913 ;; Defined at:
  1914 ;;		line 21 in file "app.c"
  1915 ;; Parameters:    Size  Location     Type
  1916 ;;		None
  1917 ;; Auto vars:     Size  Location     Type
  1918 ;;		None
  1919 ;; Return value:  Size  Location     Type
  1920 ;;                  2  362[None  ] int 
  1921 ;; Registers used:
  1922 ;;		wreg, fsr2l, fsr2h, status,2, status,0, tblptrl, tblptrh, tblptru, prodl, prodh, cstack
  1923 ;; Tracked objects:
  1924 ;;		On entry : 0/0
  1925 ;;		On exit  : 0/0
  1926 ;;		Unchanged: 0/0
  1927 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1928 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1929 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1930 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1931 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1932 ;;Total ram usage:        0 bytes
  1933 ;; Hardware stack levels required when called: 6
  1934 ;; This function calls:
  1935 ;;		_application_instiallize
  1936 ;;		_lcd_print_custom_chr
  1937 ;; This function is called by:
  1938 ;;		Startup code after reset
  1939 ;; This function uses a non-reentrant model
  1940 ;;
  1941                           
  1942                           	psect	text0
  1943   001612                     __ptext0:
  1944                           	callstack 0
  1945   001612                     _main:
  1946                           	callstack 25
  1947   001612                     
  1948                           ;app.c: 22:     ret = application_instiallize();
  1949   001612  EC24  F00B         	call	_application_instiallize	;wreg free
  1950   001616  6E35               	movwf	_ret^0,c
  1951   001618                     l2452:
  1952                           
  1953                           ;app.c: 24:       ret = lcd_print_custom_chr(&lcd, O, 1, 11, 1);
  1954   001618  0E37               	movlw	low _lcd
  1955   00161A  6E5B               	movwf	lcd_print_custom_chr@lcd^0,c
  1956   00161C  0E11               	movlw	low _O
  1957   00161E  6E5C               	movwf	lcd_print_custom_chr@chr^0,c
  1958   001620  0E01               	movlw	1
  1959   001622  6E5D               	movwf	lcd_print_custom_chr@row^0,c
  1960   001624  0E0B               	movlw	11
  1961   001626  6E5E               	movwf	lcd_print_custom_chr@col^0,c
  1962   001628  0E01               	movlw	1
  1963   00162A  6E5F               	movwf	lcd_print_custom_chr@mem_pos^0,c
  1964   00162C  ECCD  F009         	call	_lcd_print_custom_chr	;wreg free
  1965   001630  6E35               	movwf	_ret^0,c
  1966   001632  EF0C  F00B         	goto	l2452
  1967   001636  EFFE  F07F         	goto	start
  1968   00163A                     __end_of_main:
  1969                           	callstack 0
  1970                           
  1971 ;; *************** function _lcd_print_custom_chr *****************
  1972 ;; Defined at:
  1973 ;;		line 130 in file "ECU_Layer/Lcd/lcd.c"
  1974 ;; Parameters:    Size  Location     Type
  1975 ;;  lcd             1   26[COMRAM] PTR const struct .
  1976 ;;		 -> lcd(10), 
  1977 ;;  chr             1   27[COMRAM] PTR const unsigned char 
  1978 ;;		 -> O(8), 
  1979 ;;  row             1   28[COMRAM] unsigned char 
  1980 ;;  col             1   29[COMRAM] unsigned char 
  1981 ;;  mem_pos         1   30[COMRAM] unsigned char 
  1982 ;; Auto vars:     Size  Location     Type
  1983 ;;  cnt             1   33[COMRAM] unsigned char 
  1984 ;;  ret             1   32[COMRAM] unsigned char 
  1985 ;; Return value:  Size  Location     Type
  1986 ;;                  1    wreg      unsigned char 
  1987 ;; Registers used:
  1988 ;;		wreg, fsr2l, fsr2h, status,2, status,0, tblptrl, tblptrh, tblptru, prodl, prodh, cstack
  1989 ;; Tracked objects:
  1990 ;;		On entry : 0/0
  1991 ;;		On exit  : 0/0
  1992 ;;		Unchanged: 0/0
  1993 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1994 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1995 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1996 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1997 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1998 ;;Total ram usage:        8 bytes
  1999 ;; Hardware stack levels used: 1
  2000 ;; Hardware stack levels required when called: 5
  2001 ;; This function calls:
  2002 ;;		_lcd_print_chr
  2003 ;;		_lcd_print_chr_pos
  2004 ;;		_lcd_send_command
  2005 ;; This function is called by:
  2006 ;;		_main
  2007 ;; This function uses a non-reentrant model
  2008 ;;
  2009                           
  2010                           	psect	text1
  2011   00139A                     __ptext1:
  2012                           	callstack 0
  2013   00139A                     _lcd_print_custom_chr:
  2014                           	callstack 25
  2015   00139A                     
  2016                           ;ECU_Layer/Lcd/lcd.c: 132:     if((lcd == ((void*)0)) || (mem_pos > (uint8) (0xFF)) || (
      +                          mem_pos > 8) || (mem_pos < 1)){
  2017   00139A  505B               	movf	lcd_print_custom_chr@lcd^0,w,c
  2018   00139C  B4D8               	btfsc	status,2,c
  2019   00139E  EFD3  F009         	goto	u1221
  2020   0013A2  EFD5  F009         	goto	u1220
  2021   0013A6                     u1221:
  2022   0013A6  EFE5  F009         	goto	l431
  2023   0013AA                     u1220:
  2024   0013AA  0E09               	movlw	9
  2025   0013AC  605F               	cpfslt	lcd_print_custom_chr@mem_pos^0,c
  2026   0013AE  EFDB  F009         	goto	u1231
  2027   0013B2  EFDD  F009         	goto	u1230
  2028   0013B6                     u1231:
  2029   0013B6  EFE5  F009         	goto	l431
  2030   0013BA                     u1230:
  2031   0013BA  505F               	movf	lcd_print_custom_chr@mem_pos^0,w,c
  2032   0013BC  A4D8               	btfss	status,2,c
  2033   0013BE  EFE3  F009         	goto	u1241
  2034   0013C2  EFE5  F009         	goto	u1240
  2035   0013C6                     u1241:
  2036   0013C6  EFE8  F009         	goto	l2126
  2037   0013CA                     u1240:
  2038   0013CA                     l431:
  2039                           
  2040                           ;ECU_Layer/Lcd/lcd.c: 133:         ret =(Std_RetuenType)0x00;
  2041   0013CA  6A61               	clrf	lcd_print_custom_chr@ret^0,c
  2042                           
  2043                           ;ECU_Layer/Lcd/lcd.c: 134:     }else{
  2044   0013CC  EF14  F00A         	goto	l2142
  2045   0013D0                     l2126:
  2046   0013D0  C05B  F04F         	movff	lcd_print_custom_chr@lcd,lcd_send_command@lcd
  2047   0013D4  505F               	movf	lcd_print_custom_chr@mem_pos^0,w,c
  2048   0013D6  0D08               	mullw	8
  2049   0013D8  50F3               	movf	243,w,c
  2050   0013DA  0F38               	addlw	56
  2051   0013DC  6E50               	movwf	lcd_send_command@command^0,c
  2052   0013DE  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2053   0013E2                     
  2054                           ;ECU_Layer/Lcd/lcd.c: 136:         for(uint8 cnt = 0x00 ; cnt<8;cnt++){
  2055   0013E2  6A62               	clrf	lcd_print_custom_chr@cnt^0,c
  2056   0013E4                     l2134:
  2057   0013E4  C05B  F04F         	movff	lcd_print_custom_chr@lcd,lcd_print_chr@lcd
  2058   0013E8  505C               	movf	lcd_print_custom_chr@chr^0,w,c
  2059   0013EA  2462               	addwf	lcd_print_custom_chr@cnt^0,w,c
  2060   0013EC  6E60               	movwf	??_lcd_print_custom_chr^0,c
  2061   0013EE  C060  FFF6         	movff	??_lcd_print_custom_chr,tblptrl
  2062   0013F2                     	if	1	;There is more than 1 active tblptr byte
  2063   0013F2  0E10               	movlw	high __smallconst
  2064   0013F4  6EF7               	movwf	tblptrh,c
  2065   0013F6                     	endif
  2066   0013F6                     	if	0	;tblptru may be non-zero
  2067   0013F6                     	endif
  2068   0013F6                     	if	0	;tblptru may be non-zero
  2069   0013F6                     	endif
  2070   0013F6  0008               	tblrd		*
  2071   0013F8  CFF5 F050          	movff	tablat,lcd_print_chr@character
  2072   0013FC  EC90  F00A         	call	_lcd_print_chr	;wreg free
  2073   001400                     
  2074                           ;ECU_Layer/Lcd/lcd.c: 138:         }
  2075   001400  2A62               	incf	lcd_print_custom_chr@cnt^0,f,c
  2076   001402  0E07               	movlw	7
  2077   001404  6462               	cpfsgt	lcd_print_custom_chr@cnt^0,c
  2078   001406  EF07  F00A         	goto	u1251
  2079   00140A  EF09  F00A         	goto	u1250
  2080   00140E                     u1251:
  2081   00140E  EFF2  F009         	goto	l2134
  2082   001412                     u1250:
  2083   001412                     
  2084                           ;ECU_Layer/Lcd/lcd.c: 139:         ret = lcd_print_chr_pos(lcd, row, col, mem_pos -1);
  2085   001412  C05B  F056         	movff	lcd_print_custom_chr@lcd,lcd_print_chr_pos@lcd
  2086   001416  C05D  F057         	movff	lcd_print_custom_chr@row,lcd_print_chr_pos@row
  2087   00141A  C05E  F058         	movff	lcd_print_custom_chr@col,lcd_print_chr_pos@col
  2088   00141E  045F               	decf	lcd_print_custom_chr@mem_pos^0,w,c
  2089   001420  6E59               	movwf	lcd_print_chr_pos@character^0,c
  2090   001422  EC16  F00A         	call	_lcd_print_chr_pos	;wreg free
  2091   001426  6E61               	movwf	lcd_print_custom_chr@ret^0,c
  2092   001428                     l2142:
  2093                           
  2094                           ;ECU_Layer/Lcd/lcd.c: 141:     return ret;
  2095   001428  5061               	movf	lcd_print_custom_chr@ret^0,w,c
  2096   00142A  0012               	return		;funcret
  2097   00142C                     __end_of_lcd_print_custom_chr:
  2098                           	callstack 0
  2099                           
  2100 ;; *************** function _lcd_print_chr_pos *****************
  2101 ;; Defined at:
  2102 ;;		line 94 in file "ECU_Layer/Lcd/lcd.c"
  2103 ;; Parameters:    Size  Location     Type
  2104 ;;  lcd             1   21[COMRAM] PTR const struct .
  2105 ;;		 -> lcd(10), 
  2106 ;;  row             1   22[COMRAM] unsigned char 
  2107 ;;  col             1   23[COMRAM] unsigned char 
  2108 ;;  character       1   24[COMRAM] unsigned char 
  2109 ;; Auto vars:     Size  Location     Type
  2110 ;;  ret             1   25[COMRAM] unsigned char 
  2111 ;; Return value:  Size  Location     Type
  2112 ;;                  1    wreg      unsigned char 
  2113 ;; Registers used:
  2114 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2115 ;; Tracked objects:
  2116 ;;		On entry : 0/0
  2117 ;;		On exit  : 0/0
  2118 ;;		Unchanged: 0/0
  2119 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2120 ;;      Params:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2121 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2122 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2123 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2124 ;;Total ram usage:        5 bytes
  2125 ;; Hardware stack levels used: 1
  2126 ;; Hardware stack levels required when called: 4
  2127 ;; This function calls:
  2128 ;;		_lcd_print_chr
  2129 ;;		_lcd_set_cursor
  2130 ;; This function is called by:
  2131 ;;		_lcd_print_custom_chr
  2132 ;; This function uses a non-reentrant model
  2133 ;;
  2134                           
  2135                           	psect	text2
  2136   00142C                     __ptext2:
  2137                           	callstack 0
  2138   00142C                     _lcd_print_chr_pos:
  2139                           	callstack 25
  2140   00142C                     
  2141                           ;ECU_Layer/Lcd/lcd.c: 96:     if((lcd == ((void*)0)) || (row > 4) || (col>20)){
  2142   00142C  5056               	movf	lcd_print_chr_pos@lcd^0,w,c
  2143   00142E  B4D8               	btfsc	status,2,c
  2144   001430  EF1C  F00A         	goto	u1191
  2145   001434  EF1E  F00A         	goto	u1190
  2146   001438                     u1191:
  2147   001438  EF2E  F00A         	goto	l407
  2148   00143C                     u1190:
  2149   00143C  0E05               	movlw	5
  2150   00143E  6057               	cpfslt	lcd_print_chr_pos@row^0,c
  2151   001440  EF24  F00A         	goto	u1201
  2152   001444  EF26  F00A         	goto	u1200
  2153   001448                     u1201:
  2154   001448  EF2E  F00A         	goto	l407
  2155   00144C                     u1200:
  2156   00144C  0E14               	movlw	20
  2157   00144E  6458               	cpfsgt	lcd_print_chr_pos@col^0,c
  2158   001450  EF2C  F00A         	goto	u1211
  2159   001454  EF2E  F00A         	goto	u1210
  2160   001458                     u1211:
  2161   001458  EF31  F00A         	goto	l2108
  2162   00145C                     u1210:
  2163   00145C                     l407:
  2164                           
  2165                           ;ECU_Layer/Lcd/lcd.c: 97:         ret = (Std_RetuenType)0x00;
  2166   00145C  6A5A               	clrf	lcd_print_chr_pos@ret^0,c
  2167                           
  2168                           ;ECU_Layer/Lcd/lcd.c: 98:     }else{
  2169   00145E  EF41  F00A         	goto	l2110
  2170   001462                     l2108:
  2171                           
  2172                           ;ECU_Layer/Lcd/lcd.c: 99:      ret = lcd_set_cursor(lcd, row, col);
  2173   001462  C056  F052         	movff	lcd_print_chr_pos@lcd,lcd_set_cursor@lcd
  2174   001466  C057  F053         	movff	lcd_print_chr_pos@row,lcd_set_cursor@row
  2175   00146A  C058  F054         	movff	lcd_print_chr_pos@col,lcd_set_cursor@col
  2176   00146E  EC75  F009         	call	_lcd_set_cursor	;wreg free
  2177   001472  6E5A               	movwf	lcd_print_chr_pos@ret^0,c
  2178                           
  2179                           ;ECU_Layer/Lcd/lcd.c: 100:      ret = lcd_print_chr(lcd, character);
  2180   001474  C056  F04F         	movff	lcd_print_chr_pos@lcd,lcd_print_chr@lcd
  2181   001478  C059  F050         	movff	lcd_print_chr_pos@character,lcd_print_chr@character
  2182   00147C  EC90  F00A         	call	_lcd_print_chr	;wreg free
  2183   001480  6E5A               	movwf	lcd_print_chr_pos@ret^0,c
  2184   001482                     l2110:
  2185                           
  2186                           ;ECU_Layer/Lcd/lcd.c: 102:     return ret;
  2187   001482  505A               	movf	lcd_print_chr_pos@ret^0,w,c
  2188   001484  0012               	return		;funcret
  2189   001486                     __end_of_lcd_print_chr_pos:
  2190                           	callstack 0
  2191                           
  2192 ;; *************** function _lcd_set_cursor *****************
  2193 ;; Defined at:
  2194 ;;		line 214 in file "ECU_Layer/Lcd/lcd.c"
  2195 ;; Parameters:    Size  Location     Type
  2196 ;;  lcd             1   17[COMRAM] PTR const struct .
  2197 ;;		 -> lcd(10), 
  2198 ;;  row             1   18[COMRAM] unsigned char 
  2199 ;;  col             1   19[COMRAM] unsigned char 
  2200 ;; Auto vars:     Size  Location     Type
  2201 ;;  ret             1   20[COMRAM] unsigned char 
  2202 ;; Return value:  Size  Location     Type
  2203 ;;                  1    wreg      unsigned char 
  2204 ;; Registers used:
  2205 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2206 ;; Tracked objects:
  2207 ;;		On entry : 0/0
  2208 ;;		On exit  : 0/0
  2209 ;;		Unchanged: 0/0
  2210 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2211 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2212 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2213 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2214 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2215 ;;Total ram usage:        4 bytes
  2216 ;; Hardware stack levels used: 1
  2217 ;; Hardware stack levels required when called: 3
  2218 ;; This function calls:
  2219 ;;		_lcd_send_command
  2220 ;; This function is called by:
  2221 ;;		_lcd_print_chr_pos
  2222 ;;		_lcd_print_string_pos
  2223 ;; This function uses a non-reentrant model
  2224 ;;
  2225                           
  2226                           	psect	text3
  2227   0012EA                     __ptext3:
  2228                           	callstack 0
  2229   0012EA                     _lcd_set_cursor:
  2230                           	callstack 25
  2231   0012EA                     
  2232                           ;ECU_Layer/Lcd/lcd.c: 216:     if((lcd == ((void*)0)) || (row > 4) || (col>20)){
  2233   0012EA  5052               	movf	lcd_set_cursor@lcd^0,w,c
  2234   0012EC  B4D8               	btfsc	status,2,c
  2235   0012EE  EF7B  F009         	goto	u1161
  2236   0012F2  EF7D  F009         	goto	u1160
  2237   0012F6                     u1161:
  2238   0012F6  EF8D  F009         	goto	l474
  2239   0012FA                     u1160:
  2240   0012FA  0E05               	movlw	5
  2241   0012FC  6053               	cpfslt	lcd_set_cursor@row^0,c
  2242   0012FE  EF83  F009         	goto	u1171
  2243   001302  EF85  F009         	goto	u1170
  2244   001306                     u1171:
  2245   001306  EF8D  F009         	goto	l474
  2246   00130A                     u1170:
  2247   00130A  0E14               	movlw	20
  2248   00130C  6454               	cpfsgt	lcd_set_cursor@col^0,c
  2249   00130E  EF8B  F009         	goto	u1181
  2250   001312  EF8D  F009         	goto	u1180
  2251   001316                     u1181:
  2252   001316  EFB8  F009         	goto	l2090
  2253   00131A                     u1180:
  2254   00131A                     l474:
  2255                           
  2256                           ;ECU_Layer/Lcd/lcd.c: 217:         ret = (Std_RetuenType)0x00;
  2257   00131A  6A55               	clrf	lcd_set_cursor@ret^0,c
  2258                           
  2259                           ;ECU_Layer/Lcd/lcd.c: 218:     }else{
  2260   00131C  EFCB  F009         	goto	l2092
  2261   001320                     l2082:
  2262   001320  C052  F04F         	movff	lcd_set_cursor@lcd,lcd_send_command@lcd
  2263   001324  5054               	movf	lcd_set_cursor@col^0,w,c
  2264   001326  0F80               	addlw	128
  2265   001328  6E50               	movwf	lcd_send_command@command^0,c
  2266   00132A  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2267   00132E  6E55               	movwf	lcd_set_cursor@ret^0,c
  2268   001330  EFCB  F009         	goto	l2092
  2269   001334                     l2084:
  2270   001334  C052  F04F         	movff	lcd_set_cursor@lcd,lcd_send_command@lcd
  2271   001338  5054               	movf	lcd_set_cursor@col^0,w,c
  2272   00133A  0FC0               	addlw	192
  2273   00133C  6E50               	movwf	lcd_send_command@command^0,c
  2274   00133E  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2275   001342  6E55               	movwf	lcd_set_cursor@ret^0,c
  2276   001344  EFCB  F009         	goto	l2092
  2277   001348                     l2086:
  2278   001348  C052  F04F         	movff	lcd_set_cursor@lcd,lcd_send_command@lcd
  2279   00134C  5054               	movf	lcd_set_cursor@col^0,w,c
  2280   00134E  0F94               	addlw	148
  2281   001350  6E50               	movwf	lcd_send_command@command^0,c
  2282   001352  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2283   001356  6E55               	movwf	lcd_set_cursor@ret^0,c
  2284   001358  EFCB  F009         	goto	l2092
  2285   00135C                     l2088:
  2286   00135C  C052  F04F         	movff	lcd_set_cursor@lcd,lcd_send_command@lcd
  2287   001360  5054               	movf	lcd_set_cursor@col^0,w,c
  2288   001362  0FD4               	addlw	212
  2289   001364  6E50               	movwf	lcd_send_command@command^0,c
  2290   001366  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2291   00136A  6E55               	movwf	lcd_set_cursor@ret^0,c
  2292   00136C  EFCB  F009         	goto	l2092
  2293   001370                     l2090:
  2294   001370  5053               	movf	lcd_set_cursor@row^0,w,c
  2295                           
  2296                           ; Switch size 1, requested type "simple"
  2297                           ; Number of cases is 4, Range of values is 0 to 3
  2298                           ; switch strategies available:
  2299                           ; Name         Instructions Cycles
  2300                           ; simple_byte           13     7 (average)
  2301                           ;	Chosen strategy is simple_byte
  2302   001372  0A00               	xorlw	0	; case 0
  2303   001374  B4D8               	btfsc	status,2,c
  2304   001376  EF90  F009         	goto	l2082
  2305   00137A  0A01               	xorlw	1	; case 1
  2306   00137C  B4D8               	btfsc	status,2,c
  2307   00137E  EF9A  F009         	goto	l2084
  2308   001382  0A03               	xorlw	3	; case 2
  2309   001384  B4D8               	btfsc	status,2,c
  2310   001386  EFA4  F009         	goto	l2086
  2311   00138A  0A01               	xorlw	1	; case 3
  2312   00138C  B4D8               	btfsc	status,2,c
  2313   00138E  EFAE  F009         	goto	l2088
  2314   001392  EF8D  F009         	goto	l474
  2315   001396                     l2092:
  2316                           
  2317                           ;ECU_Layer/Lcd/lcd.c: 227:     return ret;
  2318   001396  5055               	movf	lcd_set_cursor@ret^0,w,c
  2319   001398  0012               	return		;funcret
  2320   00139A                     __end_of_lcd_set_cursor:
  2321                           	callstack 0
  2322                           
  2323 ;; *************** function _lcd_print_chr *****************
  2324 ;; Defined at:
  2325 ;;		line 74 in file "ECU_Layer/Lcd/lcd.c"
  2326 ;; Parameters:    Size  Location     Type
  2327 ;;  lcd             1   14[COMRAM] PTR const struct .
  2328 ;;		 -> lcd(10), 
  2329 ;;  character       1   15[COMRAM] unsigned char 
  2330 ;; Auto vars:     Size  Location     Type
  2331 ;;  ret             1   16[COMRAM] unsigned char 
  2332 ;; Return value:  Size  Location     Type
  2333 ;;                  1    wreg      unsigned char 
  2334 ;; Registers used:
  2335 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2336 ;; Tracked objects:
  2337 ;;		On entry : 0/0
  2338 ;;		On exit  : 0/0
  2339 ;;		Unchanged: 0/0
  2340 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2341 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2342 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2343 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2344 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2345 ;;Total ram usage:        3 bytes
  2346 ;; Hardware stack levels used: 1
  2347 ;; Hardware stack levels required when called: 2
  2348 ;; This function calls:
  2349 ;;		_gpio_pin_write_logic
  2350 ;;		_send_byte
  2351 ;;		_send_enable_signal
  2352 ;; This function is called by:
  2353 ;;		_lcd_print_chr_pos
  2354 ;;		_lcd_print_custom_chr
  2355 ;;		_lcd_print_string
  2356 ;; This function uses a non-reentrant model
  2357 ;;
  2358                           
  2359                           	psect	text4
  2360   001520                     __ptext4:
  2361                           	callstack 0
  2362   001520                     _lcd_print_chr:
  2363                           	callstack 26
  2364   001520                     
  2365                           ;ECU_Layer/Lcd/lcd.c: 76:     if(lcd == ((void*)0)){
  2366   001520  504F               	movf	lcd_print_chr@lcd^0,w,c
  2367   001522  A4D8               	btfss	status,2,c
  2368   001524  EF96  F00A         	goto	u1151
  2369   001528  EF98  F00A         	goto	u1150
  2370   00152C                     u1151:
  2371   00152C  EF9B  F00A         	goto	l2070
  2372   001530                     u1150:
  2373   001530                     
  2374                           ;ECU_Layer/Lcd/lcd.c: 77:         ret = (Std_RetuenType)0x00;
  2375   001530  6A51               	clrf	lcd_print_chr@ret^0,c
  2376                           
  2377                           ;ECU_Layer/Lcd/lcd.c: 78:     }else{
  2378   001532  EFAE  F00A         	goto	l2072
  2379   001536                     l2070:
  2380                           
  2381                           ;ECU_Layer/Lcd/lcd.c: 79:         ret = gpio_pin_write_logic(&(lcd->RS), 0x01);
  2382   001536  C04F  F041         	movff	lcd_print_chr@lcd,gpio_pin_write_logic@_pin_config
  2383   00153A  0E01               	movlw	1
  2384   00153C  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2385   00153E  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2386   001542  6E51               	movwf	lcd_print_chr@ret^0,c
  2387                           
  2388                           ;ECU_Layer/Lcd/lcd.c: 87:         ret = send_byte(lcd, character);
  2389   001544  C04F  F049         	movff	lcd_print_chr@lcd,send_byte@lcd
  2390   001548  C050  F04A         	movff	lcd_print_chr@character,send_byte@command
  2391   00154C  EC43  F00A         	call	_send_byte	;wreg free
  2392   001550  6E51               	movwf	lcd_print_chr@ret^0,c
  2393                           
  2394                           ;ECU_Layer/Lcd/lcd.c: 88:         ret = send_enable_signal(lcd);
  2395   001552  C04F  F049         	movff	lcd_print_chr@lcd,send_enable_signal@lcd
  2396   001556  ECD0  F00A         	call	_send_enable_signal	;wreg free
  2397   00155A  6E51               	movwf	lcd_print_chr@ret^0,c
  2398   00155C                     l2072:
  2399                           
  2400                           ;ECU_Layer/Lcd/lcd.c: 91:     return ret;
  2401   00155C  5051               	movf	lcd_print_chr@ret^0,w,c
  2402   00155E  0012               	return		;funcret
  2403   001560                     __end_of_lcd_print_chr:
  2404                           	callstack 0
  2405                           
  2406 ;; *************** function _application_instiallize *****************
  2407 ;; Defined at:
  2408 ;;		line 33 in file "app.c"
  2409 ;; Parameters:    Size  Location     Type
  2410 ;;		None
  2411 ;; Auto vars:     Size  Location     Type
  2412 ;;		None
  2413 ;; Return value:  Size  Location     Type
  2414 ;;                  1    wreg      unsigned char 
  2415 ;; Registers used:
  2416 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2417 ;; Tracked objects:
  2418 ;;		On entry : 0/0
  2419 ;;		On exit  : 0/0
  2420 ;;		Unchanged: 0/0
  2421 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2422 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2423 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2424 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2425 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2426 ;;Total ram usage:        0 bytes
  2427 ;; Hardware stack levels used: 1
  2428 ;; Hardware stack levels required when called: 5
  2429 ;; This function calls:
  2430 ;;		_ecu_layer_initialize
  2431 ;; This function is called by:
  2432 ;;		_main
  2433 ;; This function uses a non-reentrant model
  2434 ;;
  2435                           
  2436                           	psect	text5
  2437   001648                     __ptext5:
  2438                           	callstack 0
  2439   001648                     _application_instiallize:
  2440                           	callstack 25
  2441   001648                     
  2442                           ;app.c: 34:     ret = ecu_layer_initialize();
  2443   001648  EC1D  F00B         	call	_ecu_layer_initialize	;wreg free
  2444   00164C  6E35               	movwf	_ret^0,c
  2445   00164E                     
  2446                           ;app.c: 35:     return ret;
  2447   00164E  5035               	movf	_ret^0,w,c
  2448   001650  0012               	return		;funcret
  2449   001652                     __end_of_application_instiallize:
  2450                           	callstack 0
  2451                           
  2452 ;; *************** function _ecu_layer_initialize *****************
  2453 ;; Defined at:
  2454 ;;		line 16 in file "ECU_Layer/ecu_layer_init.c"
  2455 ;; Parameters:    Size  Location     Type
  2456 ;;		None
  2457 ;; Auto vars:     Size  Location     Type
  2458 ;;		None
  2459 ;; Return value:  Size  Location     Type
  2460 ;;                  1    wreg      unsigned char 
  2461 ;; Registers used:
  2462 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2463 ;; Tracked objects:
  2464 ;;		On entry : 0/0
  2465 ;;		On exit  : 0/0
  2466 ;;		Unchanged: 0/0
  2467 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2468 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2469 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2470 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2471 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2472 ;;Total ram usage:        0 bytes
  2473 ;; Hardware stack levels used: 1
  2474 ;; Hardware stack levels required when called: 4
  2475 ;; This function calls:
  2476 ;;		_lcd_inintialize
  2477 ;; This function is called by:
  2478 ;;		_application_instiallize
  2479 ;; This function uses a non-reentrant model
  2480 ;;
  2481                           
  2482                           	psect	text6
  2483   00163A                     __ptext6:
  2484                           	callstack 0
  2485   00163A                     _ecu_layer_initialize:
  2486                           	callstack 25
  2487   00163A                     
  2488                           ;ECU_Layer/ecu_layer_init.c: 17:      ret = lcd_inintialize(&(lcd));
  2489   00163A  0E37               	movlw	low _lcd
  2490   00163C  6E52               	movwf	lcd_inintialize@lcd^0,c
  2491   00163E  EC0F  F008         	call	_lcd_inintialize	;wreg free
  2492   001642  6E35               	movwf	_ret^0,c
  2493   001644                     
  2494                           ;ECU_Layer/ecu_layer_init.c: 18:      return ret;
  2495   001644  5035               	movf	_ret^0,w,c
  2496   001646  0012               	return		;funcret
  2497   001648                     __end_of_ecu_layer_initialize:
  2498                           	callstack 0
  2499                           
  2500 ;; *************** function _lcd_inintialize *****************
  2501 ;; Defined at:
  2502 ;;		line 16 in file "ECU_Layer/Lcd/lcd.c"
  2503 ;; Parameters:    Size  Location     Type
  2504 ;;  lcd             1   17[COMRAM] PTR const struct .
  2505 ;;		 -> lcd(10), 
  2506 ;; Auto vars:     Size  Location     Type
  2507 ;;  wire            1   19[COMRAM] unsigned char 
  2508 ;;  ret             1   20[COMRAM] unsigned char 
  2509 ;; Return value:  Size  Location     Type
  2510 ;;                  1    wreg      unsigned char 
  2511 ;; Registers used:
  2512 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2513 ;; Tracked objects:
  2514 ;;		On entry : 0/0
  2515 ;;		On exit  : 0/0
  2516 ;;		Unchanged: 0/0
  2517 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2518 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2519 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2520 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2521 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2522 ;;Total ram usage:        4 bytes
  2523 ;; Hardware stack levels used: 1
  2524 ;; Hardware stack levels required when called: 3
  2525 ;; This function calls:
  2526 ;;		_gpio_pin_write_direction
  2527 ;;		_gpio_pin_write_logic
  2528 ;;		_lcd_send_command
  2529 ;; This function is called by:
  2530 ;;		_ecu_layer_initialize
  2531 ;; This function uses a non-reentrant model
  2532 ;;
  2533                           
  2534                           	psect	text7
  2535   00101E                     __ptext7:
  2536                           	callstack 0
  2537   00101E                     _lcd_inintialize:
  2538                           	callstack 25
  2539   00101E                     
  2540                           ;ECU_Layer/Lcd/lcd.c: 18:     if(lcd == ((void*)0)){
  2541   00101E  5052               	movf	lcd_inintialize@lcd^0,w,c
  2542   001020  A4D8               	btfss	status,2,c
  2543   001022  EF15  F008         	goto	u1131
  2544   001026  EF17  F008         	goto	u1130
  2545   00102A                     u1131:
  2546   00102A  EF1A  F008         	goto	l2028
  2547   00102E                     u1130:
  2548   00102E                     
  2549                           ;ECU_Layer/Lcd/lcd.c: 19:         ret = (Std_RetuenType)0x00;
  2550   00102E  6A55               	clrf	lcd_inintialize@ret^0,c
  2551                           
  2552                           ;ECU_Layer/Lcd/lcd.c: 20:     }else{
  2553   001030  EF8F  F008         	goto	l2060
  2554   001034                     l2028:
  2555                           
  2556                           ;ECU_Layer/Lcd/lcd.c: 24:     ret = gpio_pin_write_direction(&(lcd->RS),OUTPUT);
  2557   001034  C052  F041         	movff	lcd_inintialize@lcd,gpio_pin_write_direction@pin_config
  2558   001038  0E00               	movlw	0
  2559   00103A  6E42               	movwf	gpio_pin_write_direction@direction^0,c
  2560   00103C  EC08  F009         	call	_gpio_pin_write_direction	;wreg free
  2561   001040  6E55               	movwf	lcd_inintialize@ret^0,c
  2562                           
  2563                           ;ECU_Layer/Lcd/lcd.c: 25:     ret = gpio_pin_write_logic(&(lcd->RS),LOW);
  2564   001042  C052  F041         	movff	lcd_inintialize@lcd,gpio_pin_write_logic@_pin_config
  2565   001046  0E00               	movlw	0
  2566   001048  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2567   00104A  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2568   00104E  6E55               	movwf	lcd_inintialize@ret^0,c
  2569                           
  2570                           ;ECU_Layer/Lcd/lcd.c: 27:     ret = gpio_pin_write_direction(&(lcd->E),OUTPUT);
  2571   001050  2852               	incf	lcd_inintialize@lcd^0,w,c
  2572   001052  6E41               	movwf	gpio_pin_write_direction@pin_config^0,c
  2573   001054  0E00               	movlw	0
  2574   001056  6E42               	movwf	gpio_pin_write_direction@direction^0,c
  2575   001058  EC08  F009         	call	_gpio_pin_write_direction	;wreg free
  2576   00105C  6E55               	movwf	lcd_inintialize@ret^0,c
  2577                           
  2578                           ;ECU_Layer/Lcd/lcd.c: 28:     ret = gpio_pin_write_logic(&(lcd->E),LOW);
  2579   00105E  2852               	incf	lcd_inintialize@lcd^0,w,c
  2580   001060  6E41               	movwf	gpio_pin_write_logic@_pin_config^0,c
  2581   001062  0E00               	movlw	0
  2582   001064  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2583   001066  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2584   00106A  6E55               	movwf	lcd_inintialize@ret^0,c
  2585   00106C                     
  2586                           ;ECU_Layer/Lcd/lcd.c: 30:     for(uint8 wire = 0x00; wire <0x08; wire++){
  2587   00106C  6A54               	clrf	lcd_inintialize@wire^0,c
  2588   00106E                     l2036:
  2589                           
  2590                           ;ECU_Layer/Lcd/lcd.c: 31:      ret = gpio_pin_write_direction(&(lcd->data_bus[wire]),OUT
      +                          PUT);
  2591   00106E  5052               	movf	lcd_inintialize@lcd^0,w,c
  2592   001070  2454               	addwf	lcd_inintialize@wire^0,w,c
  2593   001072  0F02               	addlw	2
  2594   001074  6E41               	movwf	gpio_pin_write_direction@pin_config^0,c
  2595   001076  0E00               	movlw	0
  2596   001078  6E42               	movwf	gpio_pin_write_direction@direction^0,c
  2597   00107A  EC08  F009         	call	_gpio_pin_write_direction	;wreg free
  2598   00107E  6E55               	movwf	lcd_inintialize@ret^0,c
  2599                           
  2600                           ;ECU_Layer/Lcd/lcd.c: 32:      ret = gpio_pin_write_logic(&(lcd->data_bus[wire]),LOW);
  2601   001080  5052               	movf	lcd_inintialize@lcd^0,w,c
  2602   001082  2454               	addwf	lcd_inintialize@wire^0,w,c
  2603   001084  0F02               	addlw	2
  2604   001086  6E41               	movwf	gpio_pin_write_logic@_pin_config^0,c
  2605   001088  0E00               	movlw	0
  2606   00108A  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2607   00108C  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2608   001090  6E55               	movwf	lcd_inintialize@ret^0,c
  2609   001092                     
  2610                           ;ECU_Layer/Lcd/lcd.c: 33:     }
  2611   001092  2A54               	incf	lcd_inintialize@wire^0,f,c
  2612   001094  0E07               	movlw	7
  2613   001096  6454               	cpfsgt	lcd_inintialize@wire^0,c
  2614   001098  EF50  F008         	goto	u1141
  2615   00109C  EF52  F008         	goto	u1140
  2616   0010A0                     u1141:
  2617   0010A0  EF37  F008         	goto	l2036
  2618   0010A4                     u1140:
  2619   0010A4                     
  2620                           ;ECU_Layer/Lcd/lcd.c: 37:     _delay((unsigned long)((15)*(8000000UL/4000.0)));
  2621   0010A4  0E27               	movlw	39
  2622   0010A6  6E53               	movwf	??_lcd_inintialize^0,c
  2623   0010A8  0EF5               	movlw	245
  2624   0010AA                     u1667:
  2625   0010AA  2EE8               	decfsz	wreg,f,c
  2626   0010AC  D7FE               	bra	u1667
  2627   0010AE  2E53               	decfsz	??_lcd_inintialize^0,f,c
  2628   0010B0  D7FC               	bra	u1667
  2629   0010B2  0000               	nop	
  2630   0010B4  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2631   0010B8  0E38               	movlw	56
  2632   0010BA  6E50               	movwf	lcd_send_command@command^0,c
  2633   0010BC  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2634   0010C0                     
  2635                           ;ECU_Layer/Lcd/lcd.c: 39:     _delay((unsigned long)((5)*(8000000UL/4000.0)));
  2636   0010C0  0E0D               	movlw	13
  2637   0010C2  6E53               	movwf	??_lcd_inintialize^0,c
  2638   0010C4  0EFC               	movlw	252
  2639   0010C6                     u1677:
  2640   0010C6  2EE8               	decfsz	wreg,f,c
  2641   0010C8  D7FE               	bra	u1677
  2642   0010CA  2E53               	decfsz	??_lcd_inintialize^0,f,c
  2643   0010CC  D7FC               	bra	u1677
  2644   0010CE  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2645   0010D2  0E38               	movlw	56
  2646   0010D4  6E50               	movwf	lcd_send_command@command^0,c
  2647   0010D6  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2648   0010DA                     
  2649                           ;ECU_Layer/Lcd/lcd.c: 41:     _delay((unsigned long)((150)*(8000000UL/4000000.0)));
  2650   0010DA  0E64               	movlw	100
  2651   0010DC                     u1687:
  2652   0010DC  2EE8               	decfsz	wreg,f,c
  2653   0010DE  D7FE               	bra	u1687
  2654   0010E0  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2655   0010E4  0E38               	movlw	56
  2656   0010E6  6E50               	movwf	lcd_send_command@command^0,c
  2657   0010E8  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2658   0010EC  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2659   0010F0  0E01               	movlw	1
  2660   0010F2  6E50               	movwf	lcd_send_command@command^0,c
  2661   0010F4  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2662   0010F8  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2663   0010FC  0E02               	movlw	2
  2664   0010FE  6E50               	movwf	lcd_send_command@command^0,c
  2665   001100  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2666   001104  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2667   001108  0E06               	movlw	6
  2668   00110A  6E50               	movwf	lcd_send_command@command^0,c
  2669   00110C  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2670   001110                     
  2671                           ;ECU_Layer/Lcd/lcd.c: 49:     ret = lcd_send_command(lcd,0x0C);
  2672   001110  C052  F04F         	movff	lcd_inintialize@lcd,lcd_send_command@lcd
  2673   001114  0E0C               	movlw	12
  2674   001116  6E50               	movwf	lcd_send_command@command^0,c
  2675   001118  ECB0  F00A         	call	_lcd_send_command	;wreg free
  2676   00111C  6E55               	movwf	lcd_inintialize@ret^0,c
  2677   00111E                     l2060:
  2678                           
  2679                           ;ECU_Layer/Lcd/lcd.c: 51:  return ret;
  2680   00111E  5055               	movf	lcd_inintialize@ret^0,w,c
  2681   001120  0012               	return		;funcret
  2682   001122                     __end_of_lcd_inintialize:
  2683                           	callstack 0
  2684                           
  2685 ;; *************** function _lcd_send_command *****************
  2686 ;; Defined at:
  2687 ;;		line 54 in file "ECU_Layer/Lcd/lcd.c"
  2688 ;; Parameters:    Size  Location     Type
  2689 ;;  lcd             1   14[COMRAM] PTR const struct .
  2690 ;;		 -> lcd(10), 
  2691 ;;  command         1   15[COMRAM] unsigned char 
  2692 ;; Auto vars:     Size  Location     Type
  2693 ;;  ret             1   16[COMRAM] unsigned char 
  2694 ;; Return value:  Size  Location     Type
  2695 ;;                  1    wreg      unsigned char 
  2696 ;; Registers used:
  2697 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2698 ;; Tracked objects:
  2699 ;;		On entry : 0/0
  2700 ;;		On exit  : 0/0
  2701 ;;		Unchanged: 0/0
  2702 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2703 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2704 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2705 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2706 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2707 ;;Total ram usage:        3 bytes
  2708 ;; Hardware stack levels used: 1
  2709 ;; Hardware stack levels required when called: 2
  2710 ;; This function calls:
  2711 ;;		_gpio_pin_write_logic
  2712 ;;		_send_byte
  2713 ;;		_send_enable_signal
  2714 ;; This function is called by:
  2715 ;;		_lcd_inintialize
  2716 ;;		_lcd_print_custom_chr
  2717 ;;		_lcd_set_cursor
  2718 ;; This function uses a non-reentrant model
  2719 ;;
  2720                           
  2721                           	psect	text8
  2722   001560                     __ptext8:
  2723                           	callstack 0
  2724   001560                     _lcd_send_command:
  2725                           	callstack 27
  2726   001560                     
  2727                           ;ECU_Layer/Lcd/lcd.c: 56:     if(lcd == ((void*)0)){
  2728   001560  504F               	movf	lcd_send_command@lcd^0,w,c
  2729   001562  A4D8               	btfss	status,2,c
  2730   001564  EFB6  F00A         	goto	u1121
  2731   001568  EFB8  F00A         	goto	u1120
  2732   00156C                     u1121:
  2733   00156C  EFBB  F00A         	goto	l2018
  2734   001570                     u1120:
  2735   001570                     
  2736                           ;ECU_Layer/Lcd/lcd.c: 57:         ret = (Std_RetuenType)0x00;
  2737   001570  6A51               	clrf	lcd_send_command@ret^0,c
  2738                           
  2739                           ;ECU_Layer/Lcd/lcd.c: 58:     }else{
  2740   001572  EFCE  F00A         	goto	l2020
  2741   001576                     l2018:
  2742                           
  2743                           ;ECU_Layer/Lcd/lcd.c: 59:         ret = gpio_pin_write_logic(&(lcd->RS), 0x00);
  2744   001576  C04F  F041         	movff	lcd_send_command@lcd,gpio_pin_write_logic@_pin_config
  2745   00157A  0E00               	movlw	0
  2746   00157C  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2747   00157E  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2748   001582  6E51               	movwf	lcd_send_command@ret^0,c
  2749                           
  2750                           ;ECU_Layer/Lcd/lcd.c: 67:         ret = send_byte(lcd, command);
  2751   001584  C04F  F049         	movff	lcd_send_command@lcd,send_byte@lcd
  2752   001588  C050  F04A         	movff	lcd_send_command@command,send_byte@command
  2753   00158C  EC43  F00A         	call	_send_byte	;wreg free
  2754   001590  6E51               	movwf	lcd_send_command@ret^0,c
  2755                           
  2756                           ;ECU_Layer/Lcd/lcd.c: 68:         ret = send_enable_signal(lcd);
  2757   001592  C04F  F049         	movff	lcd_send_command@lcd,send_enable_signal@lcd
  2758   001596  ECD0  F00A         	call	_send_enable_signal	;wreg free
  2759   00159A  6E51               	movwf	lcd_send_command@ret^0,c
  2760   00159C                     l2020:
  2761                           
  2762                           ;ECU_Layer/Lcd/lcd.c: 71:     return ret;
  2763   00159C  5051               	movf	lcd_send_command@ret^0,w,c
  2764   00159E  0012               	return		;funcret
  2765   0015A0                     __end_of_lcd_send_command:
  2766                           	callstack 0
  2767                           
  2768 ;; *************** function _send_enable_signal *****************
  2769 ;; Defined at:
  2770 ;;		line 202 in file "ECU_Layer/Lcd/lcd.c"
  2771 ;; Parameters:    Size  Location     Type
  2772 ;;  lcd             1    8[COMRAM] PTR const struct .
  2773 ;;		 -> lcd(10), 
  2774 ;; Auto vars:     Size  Location     Type
  2775 ;;  ret             1    9[COMRAM] unsigned char 
  2776 ;; Return value:  Size  Location     Type
  2777 ;;                  1    wreg      unsigned char 
  2778 ;; Registers used:
  2779 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2780 ;; Tracked objects:
  2781 ;;		On entry : 0/0
  2782 ;;		On exit  : 0/0
  2783 ;;		Unchanged: 0/0
  2784 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2785 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2786 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2787 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2788 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2789 ;;Total ram usage:        2 bytes
  2790 ;; Hardware stack levels used: 1
  2791 ;; Hardware stack levels required when called: 1
  2792 ;; This function calls:
  2793 ;;		_gpio_pin_write_logic
  2794 ;; This function is called by:
  2795 ;;		_lcd_send_command
  2796 ;;		_lcd_print_chr
  2797 ;; This function uses a non-reentrant model
  2798 ;;
  2799                           
  2800                           	psect	text9
  2801   0015A0                     __ptext9:
  2802                           	callstack 0
  2803   0015A0                     _send_enable_signal:
  2804                           	callstack 27
  2805   0015A0                     
  2806                           ;ECU_Layer/Lcd/lcd.c: 204:     if(lcd == ((void*)0)){
  2807   0015A0  5049               	movf	send_enable_signal@lcd^0,w,c
  2808   0015A2  A4D8               	btfss	status,2,c
  2809   0015A4  EFD6  F00A         	goto	u1081
  2810   0015A8  EFD8  F00A         	goto	u1080
  2811   0015AC                     u1081:
  2812   0015AC  EFDB  F00A         	goto	l1988
  2813   0015B0                     u1080:
  2814   0015B0                     
  2815                           ;ECU_Layer/Lcd/lcd.c: 205:         ret = (Std_RetuenType)0x00;
  2816   0015B0  6A4A               	clrf	send_enable_signal@ret^0,c
  2817                           
  2818                           ;ECU_Layer/Lcd/lcd.c: 206:     }else{
  2819   0015B2  EFEC  F00A         	goto	l1994
  2820   0015B6                     l1988:
  2821   0015B6  2849               	incf	send_enable_signal@lcd^0,w,c
  2822   0015B8  6E41               	movwf	gpio_pin_write_logic@_pin_config^0,c
  2823   0015BA  0E01               	movlw	1
  2824   0015BC  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2825   0015BE  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2826   0015C2                     
  2827                           ;ECU_Layer/Lcd/lcd.c: 208:     _delay((unsigned long)((5)*(8000000UL/4000000.0)));
  2828   0015C2  0E03               	movlw	3
  2829   0015C4                     u1697:
  2830   0015C4  2EE8               	decfsz	wreg,f,c
  2831   0015C6  D7FE               	bra	u1697
  2832   0015C8  0000               	nop	
  2833   0015CA                     
  2834                           ;ECU_Layer/Lcd/lcd.c: 209:     ret = gpio_pin_write_logic(&(lcd->E), LOW);
  2835   0015CA  2849               	incf	send_enable_signal@lcd^0,w,c
  2836   0015CC  6E41               	movwf	gpio_pin_write_logic@_pin_config^0,c
  2837   0015CE  0E00               	movlw	0
  2838   0015D0  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2839   0015D2  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2840   0015D6  6E4A               	movwf	send_enable_signal@ret^0,c
  2841   0015D8                     l1994:
  2842                           
  2843                           ;ECU_Layer/Lcd/lcd.c: 211:     return ret;
  2844   0015D8  504A               	movf	send_enable_signal@ret^0,w,c
  2845   0015DA  0012               	return		;funcret
  2846   0015DC                     __end_of_send_enable_signal:
  2847                           	callstack 0
  2848                           
  2849 ;; *************** function _send_byte *****************
  2850 ;; Defined at:
  2851 ;;		line 190 in file "ECU_Layer/Lcd/lcd.c"
  2852 ;; Parameters:    Size  Location     Type
  2853 ;;  lcd             1    8[COMRAM] PTR const struct .
  2854 ;;		 -> lcd(10), 
  2855 ;;  command         1    9[COMRAM] unsigned char 
  2856 ;; Auto vars:     Size  Location     Type
  2857 ;;  wire            1   13[COMRAM] unsigned char 
  2858 ;;  ret             1   12[COMRAM] unsigned char 
  2859 ;; Return value:  Size  Location     Type
  2860 ;;                  1    wreg      unsigned char 
  2861 ;; Registers used:
  2862 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  2863 ;; Tracked objects:
  2864 ;;		On entry : 0/0
  2865 ;;		On exit  : 0/0
  2866 ;;		Unchanged: 0/0
  2867 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2868 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2869 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2870 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2871 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2872 ;;Total ram usage:        6 bytes
  2873 ;; Hardware stack levels used: 1
  2874 ;; Hardware stack levels required when called: 1
  2875 ;; This function calls:
  2876 ;;		_gpio_pin_write_logic
  2877 ;; This function is called by:
  2878 ;;		_lcd_send_command
  2879 ;;		_lcd_print_chr
  2880 ;; This function uses a non-reentrant model
  2881 ;;
  2882                           
  2883                           	psect	text10
  2884   001486                     __ptext10:
  2885                           	callstack 0
  2886   001486                     _send_byte:
  2887                           	callstack 27
  2888   001486                     
  2889                           ;ECU_Layer/Lcd/lcd.c: 192:     if(lcd == ((void*)0)){
  2890   001486  5049               	movf	send_byte@lcd^0,w,c
  2891   001488  A4D8               	btfss	status,2,c
  2892   00148A  EF49  F00A         	goto	u1051
  2893   00148E  EF4B  F00A         	goto	u1050
  2894   001492                     u1051:
  2895   001492  EF4E  F00A         	goto	l460
  2896   001496                     u1050:
  2897   001496                     
  2898                           ;ECU_Layer/Lcd/lcd.c: 193:         ret = (Std_RetuenType)0x00;
  2899   001496  6A4D               	clrf	send_byte@ret^0,c
  2900                           
  2901                           ;ECU_Layer/Lcd/lcd.c: 194:     }else{
  2902   001498  EF6E  F00A         	goto	l1978
  2903   00149C                     l460:
  2904                           
  2905                           ;ECU_Layer/Lcd/lcd.c: 195:     for(uint8 wire = 0x00; wire <0x08 ; wire++){
  2906   00149C  6A4E               	clrf	send_byte@wire^0,c
  2907   00149E                     l1972:
  2908                           
  2909                           ;ECU_Layer/Lcd/lcd.c: 196:       ret = gpio_pin_write_logic(&(lcd->data_bus[wire]), (((c
      +                          ommand) >> (wire)) & (uint8)0x01));
  2910   00149E  5049               	movf	send_byte@lcd^0,w,c
  2911   0014A0  244E               	addwf	send_byte@wire^0,w,c
  2912   0014A2  0F02               	addlw	2
  2913   0014A4  6E41               	movwf	gpio_pin_write_logic@_pin_config^0,c
  2914   0014A6  C04E  F04B         	movff	send_byte@wire,??_send_byte
  2915   0014AA  C04A  F04C         	movff	send_byte@command,??_send_byte+1
  2916   0014AE  2A4B               	incf	??_send_byte^0,f,c
  2917   0014B0  EF5C  F00A         	goto	u1064
  2918   0014B4                     u1065:
  2919   0014B4  90D8               	bcf	status,0,c
  2920   0014B6  324C               	rrcf	(??_send_byte+1)^0,f,c
  2921   0014B8                     u1064:
  2922   0014B8  2E4B               	decfsz	??_send_byte^0,f,c
  2923   0014BA  EF5A  F00A         	goto	u1065
  2924   0014BE  504C               	movf	(??_send_byte+1)^0,w,c
  2925   0014C0  0B01               	andlw	1
  2926   0014C2  6E42               	movwf	gpio_pin_write_logic@logic_status^0,c
  2927   0014C4  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
  2928   0014C8  6E4D               	movwf	send_byte@ret^0,c
  2929   0014CA                     
  2930                           ;ECU_Layer/Lcd/lcd.c: 197:     }
  2931   0014CA  2A4E               	incf	send_byte@wire^0,f,c
  2932   0014CC  0E07               	movlw	7
  2933   0014CE  644E               	cpfsgt	send_byte@wire^0,c
  2934   0014D0  EF6C  F00A         	goto	u1071
  2935   0014D4  EF6E  F00A         	goto	u1070
  2936   0014D8                     u1071:
  2937   0014D8  EF4F  F00A         	goto	l1972
  2938   0014DC                     u1070:
  2939   0014DC                     l1978:
  2940                           
  2941                           ;ECU_Layer/Lcd/lcd.c: 199:     return ret ;
  2942   0014DC  504D               	movf	send_byte@ret^0,w,c
  2943   0014DE  0012               	return		;funcret
  2944   0014E0                     __end_of_send_byte:
  2945                           	callstack 0
  2946                           
  2947 ;; *************** function _gpio_pin_write_logic *****************
  2948 ;; Defined at:
  2949 ;;		line 113 in file "MCAL_Layer/GPIO/hal_gpio.c"
  2950 ;; Parameters:    Size  Location     Type
  2951 ;;  _pin_config     1    0[COMRAM] PTR const struct .
  2952 ;;		 -> lcd$data_bus(8), lcd(10), relay_turn_off@pin_config(1), relay_turn_on@pin_config(1), 
  2953 ;;		 -> led_turn_off@led(1), led_turn_on@led(1), led_initialize@led(1), 
  2954 ;;  logic_status    1    1[COMRAM] enum E2997
  2955 ;; Auto vars:     Size  Location     Type
  2956 ;;  ret             1    7[COMRAM] unsigned char 
  2957 ;; Return value:  Size  Location     Type
  2958 ;;                  1    wreg      unsigned char 
  2959 ;; Registers used:
  2960 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  2961 ;; Tracked objects:
  2962 ;;		On entry : 0/0
  2963 ;;		On exit  : 0/0
  2964 ;;		Unchanged: 0/0
  2965 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  2966 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2967 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2968 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2969 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  2970 ;;Total ram usage:        8 bytes
  2971 ;; Hardware stack levels used: 1
  2972 ;; This function calls:
  2973 ;;		Nothing
  2974 ;; This function is called by:
  2975 ;;		_lcd_inintialize
  2976 ;;		_lcd_send_command
  2977 ;;		_lcd_print_chr
  2978 ;;		_send_byte
  2979 ;;		_send_enable_signal
  2980 ;;		_sev_seg_intialize
  2981 ;;		_sev_seg_write_num
  2982 ;;		_motor_no_move
  2983 ;;		_motor_move_forward
  2984 ;;		_motor_move_backward
  2985 ;;		_keypad_initialize
  2986 ;;		_keypad_get_coordinates
  2987 ;;		_led_initialize
  2988 ;;		_led_turn_on
  2989 ;;		_led_turn_off
  2990 ;;		_relay_turn_on
  2991 ;;		_relay_turn_off
  2992 ;;		_send_nipple
  2993 ;; This function uses a non-reentrant model
  2994 ;;
  2995                           
  2996                           	psect	text11
  2997   001122                     __ptext11:
  2998                           	callstack 0
  2999   001122                     _gpio_pin_write_logic:
  3000                           	callstack 27
  3001   001122                     
  3002                           ;MCAL_Layer/GPIO/hal_gpio.c: 113: Std_RetuenType gpio_pin_write_logic(const pin_config_t
      +                           *_pin_config,;MCAL_Layer/GPIO/hal_gpio.c: 114:         logic_t logic_status) {;MCAL_Lay
      +                          er/GPIO/hal_gpio.c: 115:     Std_RetuenType ret = (Std_RetuenType)0x01;
  3003   001122  0E01               	movlw	1
  3004   001124  6E48               	movwf	gpio_pin_write_logic@ret^0,c
  3005                           
  3006                           ;MCAL_Layer/GPIO/hal_gpio.c: 116:     if (_pin_config == ((void*)0)) {
  3007   001126  5041               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  3008   001128  A4D8               	btfss	status,2,c
  3009   00112A  EF99  F008         	goto	u1021
  3010   00112E  EF9B  F008         	goto	u1020
  3011   001132                     u1021:
  3012   001132  EFF1  F008         	goto	l1952
  3013   001136                     u1020:
  3014   001136                     l1946:
  3015                           
  3016                           ;MCAL_Layer/GPIO/hal_gpio.c: 117:         ret = (Std_RetuenType)0x00;
  3017   001136  6A48               	clrf	gpio_pin_write_logic@ret^0,c
  3018                           
  3019                           ;MCAL_Layer/GPIO/hal_gpio.c: 118:     } else {
  3020   001138  EF06  F009         	goto	l1954
  3021   00113C                     l1948:
  3022                           
  3023                           ;MCAL_Layer/GPIO/hal_gpio.c: 121:                 ((*lat_register[_pin_config->port]) &=
      +                           ~((uint8)0x01 << (_pin_config->pin)));
  3024   00113C  5041               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  3025   00113E  6ED9               	movwf	fsr2l,c
  3026   001140  6ADA               	clrf	fsr2h,c
  3027   001142  30DF               	rrcf	223,w,c
  3028   001144  32E8               	rrcf	wreg,f,c
  3029   001146  32E8               	rrcf	wreg,f,c
  3030   001148  0B07               	andlw	7
  3031   00114A  6E43               	movwf	??_gpio_pin_write_logic^0,c
  3032   00114C  0E01               	movlw	1
  3033   00114E  6E44               	movwf	(??_gpio_pin_write_logic+1)^0,c
  3034   001150  2A43               	incf	??_gpio_pin_write_logic^0,f,c
  3035   001152  EFAD  F008         	goto	u1034
  3036   001156                     u1035:
  3037   001156  90D8               	bcf	status,0,c
  3038   001158  3644               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
  3039   00115A                     u1034:
  3040   00115A  2E43               	decfsz	??_gpio_pin_write_logic^0,f,c
  3041   00115C  EFAB  F008         	goto	u1035
  3042   001160  5044               	movf	(??_gpio_pin_write_logic+1)^0,w,c
  3043   001162  0AFF               	xorlw	255
  3044   001164  6E45               	movwf	(??_gpio_pin_write_logic+2)^0,c
  3045   001166  5041               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  3046   001168  6ED9               	movwf	fsr2l,c
  3047   00116A  6ADA               	clrf	fsr2h,c
  3048   00116C  50DF               	movf	223,w,c
  3049   00116E  0B07               	andlw	7
  3050   001170  0D02               	mullw	2
  3051   001172  50F3               	movf	243,w,c
  3052   001174  0F1B               	addlw	low _lat_register
  3053   001176  6ED9               	movwf	fsr2l,c
  3054   001178  6ADA               	clrf	fsr2h,c
  3055   00117A  CFDE F046          	movff	postinc2,??_gpio_pin_write_logic+3
  3056   00117E  CFDD F047          	movff	postdec2,??_gpio_pin_write_logic+4
  3057   001182  C046  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
  3058   001186  C047  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
  3059   00118A  5045               	movf	(??_gpio_pin_write_logic+2)^0,w,c
  3060   00118C  16DF               	andwf	indf2,f,c
  3061                           
  3062                           ;MCAL_Layer/GPIO/hal_gpio.c: 122:                 break;
  3063   00118E  EF06  F009         	goto	l1954
  3064   001192                     l1950:
  3065                           
  3066                           ;MCAL_Layer/GPIO/hal_gpio.c: 125:                 ((*lat_register[_pin_config->port]) |=
      +                           ((uint8)0x01 << (_pin_config->pin)));
  3067   001192  5041               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  3068   001194  6ED9               	movwf	fsr2l,c
  3069   001196  6ADA               	clrf	fsr2h,c
  3070   001198  30DF               	rrcf	223,w,c
  3071   00119A  32E8               	rrcf	wreg,f,c
  3072   00119C  32E8               	rrcf	wreg,f,c
  3073   00119E  0B07               	andlw	7
  3074   0011A0  6E43               	movwf	??_gpio_pin_write_logic^0,c
  3075   0011A2  0E01               	movlw	1
  3076   0011A4  6E44               	movwf	(??_gpio_pin_write_logic+1)^0,c
  3077   0011A6  2A43               	incf	??_gpio_pin_write_logic^0,f,c
  3078   0011A8  EFD8  F008         	goto	u1044
  3079   0011AC                     u1045:
  3080   0011AC  90D8               	bcf	status,0,c
  3081   0011AE  3644               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
  3082   0011B0                     u1044:
  3083   0011B0  2E43               	decfsz	??_gpio_pin_write_logic^0,f,c
  3084   0011B2  EFD6  F008         	goto	u1045
  3085   0011B6  5041               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  3086   0011B8  6ED9               	movwf	fsr2l,c
  3087   0011BA  6ADA               	clrf	fsr2h,c
  3088   0011BC  50DF               	movf	223,w,c
  3089   0011BE  0B07               	andlw	7
  3090   0011C0  0D02               	mullw	2
  3091   0011C2  50F3               	movf	243,w,c
  3092   0011C4  0F1B               	addlw	low _lat_register
  3093   0011C6  6ED9               	movwf	fsr2l,c
  3094   0011C8  6ADA               	clrf	fsr2h,c
  3095   0011CA  CFDE F045          	movff	postinc2,??_gpio_pin_write_logic+2
  3096   0011CE  CFDD F046          	movff	postdec2,??_gpio_pin_write_logic+3
  3097   0011D2  C045  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
  3098   0011D6  C046  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
  3099   0011DA  5044               	movf	(??_gpio_pin_write_logic+1)^0,w,c
  3100   0011DC  12DF               	iorwf	indf2,f,c
  3101                           
  3102                           ;MCAL_Layer/GPIO/hal_gpio.c: 126:                 break;
  3103   0011DE  EF06  F009         	goto	l1954
  3104   0011E2                     l1952:
  3105   0011E2  5042               	movf	gpio_pin_write_logic@logic_status^0,w,c
  3106   0011E4  6E43               	movwf	??_gpio_pin_write_logic^0,c
  3107   0011E6  6A44               	clrf	(??_gpio_pin_write_logic+1)^0,c
  3108                           
  3109                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  3110                           ; Switch size 1, requested type "simple"
  3111                           ; Number of cases is 1, Range of values is 0 to 0
  3112                           ; switch strategies available:
  3113                           ; Name         Instructions Cycles
  3114                           ; simple_byte            4     3 (average)
  3115                           ;	Chosen strategy is simple_byte
  3116   0011E8  5044               	movf	(??_gpio_pin_write_logic+1)^0,w,c
  3117   0011EA  0A00               	xorlw	0	; case 0
  3118   0011EC  B4D8               	btfsc	status,2,c
  3119   0011EE  EFFB  F008         	goto	l2486
  3120   0011F2  EF9B  F008         	goto	l1946
  3121   0011F6                     l2486:
  3122                           
  3123                           ; Switch size 1, requested type "simple"
  3124                           ; Number of cases is 2, Range of values is 0 to 1
  3125                           ; switch strategies available:
  3126                           ; Name         Instructions Cycles
  3127                           ; simple_byte            7     4 (average)
  3128                           ;	Chosen strategy is simple_byte
  3129   0011F6  5043               	movf	??_gpio_pin_write_logic^0,w,c
  3130   0011F8  0A00               	xorlw	0	; case 0
  3131   0011FA  B4D8               	btfsc	status,2,c
  3132   0011FC  EF9E  F008         	goto	l1948
  3133   001200  0A01               	xorlw	1	; case 1
  3134   001202  B4D8               	btfsc	status,2,c
  3135   001204  EFC9  F008         	goto	l1950
  3136   001208  EF9B  F008         	goto	l1946
  3137   00120C                     l1954:
  3138                           
  3139                           ;MCAL_Layer/GPIO/hal_gpio.c: 133:     return ret;
  3140   00120C  5048               	movf	gpio_pin_write_logic@ret^0,w,c
  3141   00120E  0012               	return		;funcret
  3142   001210                     __end_of_gpio_pin_write_logic:
  3143                           	callstack 0
  3144                           
  3145 ;; *************** function _gpio_pin_write_direction *****************
  3146 ;; Defined at:
  3147 ;;		line 59 in file "MCAL_Layer/GPIO/hal_gpio.c"
  3148 ;; Parameters:    Size  Location     Type
  3149 ;;  pin_config      1    0[COMRAM] PTR const struct .
  3150 ;;		 -> lcd$data_bus(8), lcd(10), 
  3151 ;;  direction       1    1[COMRAM] enum E3001
  3152 ;; Auto vars:     Size  Location     Type
  3153 ;;  ret             1    7[COMRAM] unsigned char 
  3154 ;; Return value:  Size  Location     Type
  3155 ;;                  1    wreg      unsigned char 
  3156 ;; Registers used:
  3157 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  3158 ;; Tracked objects:
  3159 ;;		On entry : 0/0
  3160 ;;		On exit  : 0/0
  3161 ;;		Unchanged: 0/0
  3162 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3163 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3164 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3165 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3166 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3167 ;;Total ram usage:        8 bytes
  3168 ;; Hardware stack levels used: 1
  3169 ;; This function calls:
  3170 ;;		Nothing
  3171 ;; This function is called by:
  3172 ;;		_lcd_inintialize
  3173 ;;		_sev_seg_intialize
  3174 ;;		_keypad_initialize
  3175 ;; This function uses a non-reentrant model
  3176 ;;
  3177                           
  3178                           	psect	text12
  3179   001210                     __ptext12:
  3180                           	callstack 0
  3181   001210                     _gpio_pin_write_direction:
  3182                           	callstack 27
  3183   001210                     
  3184                           ;MCAL_Layer/GPIO/hal_gpio.c: 60:     Std_RetuenType ret = (Std_RetuenType)0x01;
  3185   001210  0E01               	movlw	1
  3186   001212  6E48               	movwf	gpio_pin_write_direction@ret^0,c
  3187                           
  3188                           ;MCAL_Layer/GPIO/hal_gpio.c: 61:     if (pin_config == ((void*)0)) {
  3189   001214  5041               	movf	gpio_pin_write_direction@pin_config^0,w,c
  3190   001216  A4D8               	btfss	status,2,c
  3191   001218  EF10  F009         	goto	u1091
  3192   00121C  EF12  F009         	goto	u1090
  3193   001220                     u1091:
  3194   001220  EF68  F009         	goto	l2006
  3195   001224                     u1090:
  3196   001224                     l2000:
  3197                           
  3198                           ;MCAL_Layer/GPIO/hal_gpio.c: 62:         ret = (Std_RetuenType)0x00;
  3199   001224  6A48               	clrf	gpio_pin_write_direction@ret^0,c
  3200                           
  3201                           ;MCAL_Layer/GPIO/hal_gpio.c: 63:     } else {
  3202   001226  EF73  F009         	goto	l2008
  3203   00122A                     l2002:
  3204                           
  3205                           ;MCAL_Layer/GPIO/hal_gpio.c: 67:                 ((*tris_register[pin_config->port]) &= 
      +                          ~((uint8)0x01 << (pin_config->pin)));
  3206   00122A  5041               	movf	gpio_pin_write_direction@pin_config^0,w,c
  3207   00122C  6ED9               	movwf	fsr2l,c
  3208   00122E  6ADA               	clrf	fsr2h,c
  3209   001230  30DF               	rrcf	223,w,c
  3210   001232  32E8               	rrcf	wreg,f,c
  3211   001234  32E8               	rrcf	wreg,f,c
  3212   001236  0B07               	andlw	7
  3213   001238  6E43               	movwf	??_gpio_pin_write_direction^0,c
  3214   00123A  0E01               	movlw	1
  3215   00123C  6E44               	movwf	(??_gpio_pin_write_direction+1)^0,c
  3216   00123E  2A43               	incf	??_gpio_pin_write_direction^0,f,c
  3217   001240  EF24  F009         	goto	u1104
  3218   001244                     u1105:
  3219   001244  90D8               	bcf	status,0,c
  3220   001246  3644               	rlcf	(??_gpio_pin_write_direction+1)^0,f,c
  3221   001248                     u1104:
  3222   001248  2E43               	decfsz	??_gpio_pin_write_direction^0,f,c
  3223   00124A  EF22  F009         	goto	u1105
  3224   00124E  5044               	movf	(??_gpio_pin_write_direction+1)^0,w,c
  3225   001250  0AFF               	xorlw	255
  3226   001252  6E45               	movwf	(??_gpio_pin_write_direction+2)^0,c
  3227   001254  5041               	movf	gpio_pin_write_direction@pin_config^0,w,c
  3228   001256  6ED9               	movwf	fsr2l,c
  3229   001258  6ADA               	clrf	fsr2h,c
  3230   00125A  50DF               	movf	223,w,c
  3231   00125C  0B07               	andlw	7
  3232   00125E  0D02               	mullw	2
  3233   001260  50F3               	movf	243,w,c
  3234   001262  0F25               	addlw	low _tris_register
  3235   001264  6ED9               	movwf	fsr2l,c
  3236   001266  6ADA               	clrf	fsr2h,c
  3237   001268  CFDE F046          	movff	postinc2,??_gpio_pin_write_direction+3
  3238   00126C  CFDD F047          	movff	postdec2,??_gpio_pin_write_direction+4
  3239   001270  C046  FFD9         	movff	??_gpio_pin_write_direction+3,fsr2l
  3240   001274  C047  FFDA         	movff	??_gpio_pin_write_direction+4,fsr2h
  3241   001278  5045               	movf	(??_gpio_pin_write_direction+2)^0,w,c
  3242   00127A  16DF               	andwf	indf2,f,c
  3243                           
  3244                           ;MCAL_Layer/GPIO/hal_gpio.c: 68:                 break;
  3245   00127C  EF73  F009         	goto	l2008
  3246   001280                     l2004:
  3247                           
  3248                           ;MCAL_Layer/GPIO/hal_gpio.c: 71:                 ((*tris_register[pin_config->port]) |= 
      +                          ((uint8)0x01 << (pin_config->pin)));
  3249   001280  5041               	movf	gpio_pin_write_direction@pin_config^0,w,c
  3250   001282  6ED9               	movwf	fsr2l,c
  3251   001284  6ADA               	clrf	fsr2h,c
  3252   001286  30DF               	rrcf	223,w,c
  3253   001288  32E8               	rrcf	wreg,f,c
  3254   00128A  32E8               	rrcf	wreg,f,c
  3255   00128C  0B07               	andlw	7
  3256   00128E  6E43               	movwf	??_gpio_pin_write_direction^0,c
  3257   001290  0E01               	movlw	1
  3258   001292  6E44               	movwf	(??_gpio_pin_write_direction+1)^0,c
  3259   001294  2A43               	incf	??_gpio_pin_write_direction^0,f,c
  3260   001296  EF4F  F009         	goto	u1114
  3261   00129A                     u1115:
  3262   00129A  90D8               	bcf	status,0,c
  3263   00129C  3644               	rlcf	(??_gpio_pin_write_direction+1)^0,f,c
  3264   00129E                     u1114:
  3265   00129E  2E43               	decfsz	??_gpio_pin_write_direction^0,f,c
  3266   0012A0  EF4D  F009         	goto	u1115
  3267   0012A4  5041               	movf	gpio_pin_write_direction@pin_config^0,w,c
  3268   0012A6  6ED9               	movwf	fsr2l,c
  3269   0012A8  6ADA               	clrf	fsr2h,c
  3270   0012AA  50DF               	movf	223,w,c
  3271   0012AC  0B07               	andlw	7
  3272   0012AE  0D02               	mullw	2
  3273   0012B0  50F3               	movf	243,w,c
  3274   0012B2  0F25               	addlw	low _tris_register
  3275   0012B4  6ED9               	movwf	fsr2l,c
  3276   0012B6  6ADA               	clrf	fsr2h,c
  3277   0012B8  CFDE F045          	movff	postinc2,??_gpio_pin_write_direction+2
  3278   0012BC  CFDD F046          	movff	postdec2,??_gpio_pin_write_direction+3
  3279   0012C0  C045  FFD9         	movff	??_gpio_pin_write_direction+2,fsr2l
  3280   0012C4  C046  FFDA         	movff	??_gpio_pin_write_direction+3,fsr2h
  3281   0012C8  5044               	movf	(??_gpio_pin_write_direction+1)^0,w,c
  3282   0012CA  12DF               	iorwf	indf2,f,c
  3283                           
  3284                           ;MCAL_Layer/GPIO/hal_gpio.c: 72:                 break;
  3285   0012CC  EF73  F009         	goto	l2008
  3286   0012D0                     l2006:
  3287   0012D0  5042               	movf	gpio_pin_write_direction@direction^0,w,c
  3288                           
  3289                           ; Switch size 1, requested type "simple"
  3290                           ; Number of cases is 2, Range of values is 0 to 1
  3291                           ; switch strategies available:
  3292                           ; Name         Instructions Cycles
  3293                           ; simple_byte            7     4 (average)
  3294                           ;	Chosen strategy is simple_byte
  3295   0012D2  0A00               	xorlw	0	; case 0
  3296   0012D4  B4D8               	btfsc	status,2,c
  3297   0012D6  EF15  F009         	goto	l2002
  3298   0012DA  0A01               	xorlw	1	; case 1
  3299   0012DC  B4D8               	btfsc	status,2,c
  3300   0012DE  EF40  F009         	goto	l2004
  3301   0012E2  EF12  F009         	goto	l2000
  3302   0012E6                     l2008:
  3303                           
  3304                           ;MCAL_Layer/GPIO/hal_gpio.c: 78:     return ret;
  3305   0012E6  5048               	movf	gpio_pin_write_direction@ret^0,w,c
  3306   0012E8  0012               	return		;funcret
  3307   0012EA                     __end_of_gpio_pin_write_direction:
  3308                           	callstack 0
  3309                           
  3310                           	psect	rparam
  3311   000001                     ___rparam_used  equ	1
  3312   000000                     ___param_bank   equ	0
  3313   000000                     __Lparam        equ	__Lrparam
  3314   000000                     __Hparam        equ	__Hrparam
  3315                           
  3316                           	psect	idloc
  3317                           
  3318                           ;Config register IDLOC0 @ 0x200000
  3319                           ;	unspecified, using default values
  3320   200000                     	org	2097152
  3321   200000  FF                 	db	255
  3322                           
  3323                           ;Config register IDLOC1 @ 0x200001
  3324                           ;	unspecified, using default values
  3325   200001                     	org	2097153
  3326   200001  FF                 	db	255
  3327                           
  3328                           ;Config register IDLOC2 @ 0x200002
  3329                           ;	unspecified, using default values
  3330   200002                     	org	2097154
  3331   200002  FF                 	db	255
  3332                           
  3333                           ;Config register IDLOC3 @ 0x200003
  3334                           ;	unspecified, using default values
  3335   200003                     	org	2097155
  3336   200003  FF                 	db	255
  3337                           
  3338                           ;Config register IDLOC4 @ 0x200004
  3339                           ;	unspecified, using default values
  3340   200004                     	org	2097156
  3341   200004  FF                 	db	255
  3342                           
  3343                           ;Config register IDLOC5 @ 0x200005
  3344                           ;	unspecified, using default values
  3345   200005                     	org	2097157
  3346   200005  FF                 	db	255
  3347                           
  3348                           ;Config register IDLOC6 @ 0x200006
  3349                           ;	unspecified, using default values
  3350   200006                     	org	2097158
  3351   200006  FF                 	db	255
  3352                           
  3353                           ;Config register IDLOC7 @ 0x200007
  3354                           ;	unspecified, using default values
  3355   200007                     	org	2097159
  3356   200007  FF                 	db	255
  3357                           
  3358                           	psect	config
  3359                           
  3360                           ; Padding undefined space
  3361   300000                     	org	3145728
  3362   300000  FF                 	db	255
  3363                           
  3364                           ;Config register CONFIG1H @ 0x300001
  3365                           ;	Oscillator Selection bits
  3366                           ;	OSC = HS, HS oscillator
  3367                           ;	Fail-Safe Clock Monitor Enable bit
  3368                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  3369                           ;	Internal/External Oscillator Switchover bit
  3370                           ;	IESO = OFF, Oscillator Switchover mode disabled
  3371   300001                     	org	3145729
  3372   300001  02                 	db	2
  3373                           
  3374                           ;Config register CONFIG2L @ 0x300002
  3375                           ;	Power-up Timer Enable bit
  3376                           ;	PWRT = OFF, PWRT disabled
  3377                           ;	Brown-out Reset Enable bits
  3378                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  3379                           ;	Brown Out Reset Voltage bits
  3380                           ;	BORV = 1, 
  3381   300002                     	org	3145730
  3382   300002  09                 	db	9
  3383                           
  3384                           ;Config register CONFIG2H @ 0x300003
  3385                           ;	Watchdog Timer Enable bit
  3386                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  3387                           ;	Watchdog Timer Postscale Select bits
  3388                           ;	WDTPS = 32768, 1:32768
  3389   300003                     	org	3145731
  3390   300003  1E                 	db	30
  3391                           
  3392                           ; Padding undefined space
  3393   300004                     	org	3145732
  3394   300004  FF                 	db	255
  3395                           
  3396                           ;Config register CONFIG3H @ 0x300005
  3397                           ;	CCP2 MUX bit
  3398                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  3399                           ;	PORTB A/D Enable bit
  3400                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  3401                           ;	Low-Power Timer1 Oscillator Enable bit
  3402                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  3403                           ;	MCLR Pin Enable bit
  3404                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  3405   300005                     	org	3145733
  3406   300005  81                 	db	129
  3407                           
  3408                           ;Config register CONFIG4L @ 0x300006
  3409                           ;	Stack Full/Underflow Reset Enable bit
  3410                           ;	STVREN = ON, Stack full/underflow will cause Reset
  3411                           ;	Single-Supply ICSP Enable bit
  3412                           ;	LVP = OFF, Single-Supply ICSP disabled
  3413                           ;	Extended Instruction Set Enable bit
  3414                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  3415                           ;	Background Debugger Enable bit
  3416                           ;	DEBUG = 0x1, unprogrammed default
  3417   300006                     	org	3145734
  3418   300006  81                 	db	129
  3419                           
  3420                           ; Padding undefined space
  3421   300007                     	org	3145735
  3422   300007  FF                 	db	255
  3423                           
  3424                           ;Config register CONFIG5L @ 0x300008
  3425                           ;	Code Protection bit
  3426                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  3427                           ;	Code Protection bit
  3428                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  3429                           ;	Code Protection bit
  3430                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  3431                           ;	Code Protection bit
  3432                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  3433   300008                     	org	3145736
  3434   300008  0F                 	db	15
  3435                           
  3436                           ;Config register CONFIG5H @ 0x300009
  3437                           ;	Boot Block Code Protection bit
  3438                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  3439                           ;	Data EEPROM Code Protection bit
  3440                           ;	CPD = OFF, Data EEPROM not code-protected
  3441   300009                     	org	3145737
  3442   300009  C0                 	db	192
  3443                           
  3444                           ;Config register CONFIG6L @ 0x30000A
  3445                           ;	Write Protection bit
  3446                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  3447                           ;	Write Protection bit
  3448                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  3449                           ;	Write Protection bit
  3450                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  3451                           ;	Write Protection bit
  3452                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  3453   30000A                     	org	3145738
  3454   30000A  0F                 	db	15
  3455                           
  3456                           ;Config register CONFIG6H @ 0x30000B
  3457                           ;	Configuration Register Write Protection bit
  3458                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  3459                           ;	Boot Block Write Protection bit
  3460                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  3461                           ;	Data EEPROM Write Protection bit
  3462                           ;	WRTD = OFF, Data EEPROM not write-protected
  3463   30000B                     	org	3145739
  3464   30000B  E0                 	db	224
  3465                           
  3466                           ;Config register CONFIG7L @ 0x30000C
  3467                           ;	Table Read Protection bit
  3468                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  3469                           ;	Table Read Protection bit
  3470                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  3471                           ;	Table Read Protection bit
  3472                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  3473                           ;	Table Read Protection bit
  3474                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  3475   30000C                     	org	3145740
  3476   30000C  0F                 	db	15
  3477                           
  3478                           ;Config register CONFIG7H @ 0x30000D
  3479                           ;	Boot Block Table Read Protection bit
  3480                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  3481   30000D                     	org	3145741
  3482   30000D  40                 	db	64
  3483                           tosu	equ	0xFFF
  3484                           tosh	equ	0xFFE
  3485                           tosl	equ	0xFFD
  3486                           stkptr	equ	0xFFC
  3487                           pclatu	equ	0xFFB
  3488                           pclath	equ	0xFFA
  3489                           pcl	equ	0xFF9
  3490                           tblptru	equ	0xFF8
  3491                           tblptrh	equ	0xFF7
  3492                           tblptrl	equ	0xFF6
  3493                           tablat	equ	0xFF5
  3494                           prodh	equ	0xFF4
  3495                           prodl	equ	0xFF3
  3496                           indf0	equ	0xFEF
  3497                           postinc0	equ	0xFEE
  3498                           postdec0	equ	0xFED
  3499                           preinc0	equ	0xFEC
  3500                           plusw0	equ	0xFEB
  3501                           fsr0h	equ	0xFEA
  3502                           fsr0l	equ	0xFE9
  3503                           wreg	equ	0xFE8
  3504                           indf1	equ	0xFE7
  3505                           postinc1	equ	0xFE6
  3506                           postdec1	equ	0xFE5
  3507                           preinc1	equ	0xFE4
  3508                           plusw1	equ	0xFE3
  3509                           fsr1h	equ	0xFE2
  3510                           fsr1l	equ	0xFE1
  3511                           bsr	equ	0xFE0
  3512                           indf2	equ	0xFDF
  3513                           postinc2	equ	0xFDE
  3514                           postdec2	equ	0xFDD
  3515                           preinc2	equ	0xFDC
  3516                           plusw2	equ	0xFDB
  3517                           fsr2h	equ	0xFDA
  3518                           fsr2l	equ	0xFD9
  3519                           status	equ	0xFD8

Data Sizes:
    Strings     3
    Constant    24
    Data        64
    BSS         15
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     34     113
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    f$.$buffer	PTR unsigned char  size(2) Largest target is 0

    f$.$source	PTR const unsigned char  size(2) Largest target is 0

    gpio_pin_write_direction@pin_config	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), lcd$data_bus(COMRAM[8]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), lcd$data_bus(COMRAM[8]), led_initialize@led(COMRAM[1]), led_turn_off@led(COMRAM[1]), 
		 -> led_turn_on@led(COMRAM[1]), relay_turn_off@pin_config(COMRAM[1]), relay_turn_on@pin_config(COMRAM[1]), 

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BIGSFR[1]), LATB(BIGSFR[1]), LATC(BIGSFR[1]), LATD(BIGSFR[1]), 
		 -> LATE(BIGSFR[1]), 

    lcd_inintialize@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    lcd_print_chr@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    lcd_print_chr_pos@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    lcd_print_custom_chr@chr	PTR const unsigned char  size(1) Largest target is 8
		 -> O(CODE[8]), 

    lcd_print_custom_chr@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    lcd_send_command@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    lcd_set_cursor@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BIGSFR[1]), PORTB(BIGSFR[1]), PORTC(BIGSFR[1]), PORTD(BIGSFR[1]), 
		 -> PORTE(BIGSFR[1]), 

    S1232$buffer	PTR unsigned char  size(2) Largest target is 0

    S1232$source	PTR const unsigned char  size(2) Largest target is 0

    send_byte@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    send_enable_signal@lcd	PTR const struct . size(1) Largest target is 10
		 -> lcd(COMRAM[10]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BIGSFR[1]), TRISB(BIGSFR[1]), TRISC(BIGSFR[1]), TRISD(BIGSFR[1]), 
		 -> TRISE(BIGSFR[1]), 

    vfprintf$0	PTR struct _IO_FILE size(1) Largest target is 11
		 -> snprintf@f(COMRAM[11]), 

    vfprintf$1	PTR const unsigned char  size(1) Largest target is 3
		 -> STR_1(CODE[3]), STR_2(CODE[3]), STR_3(CODE[3]), 

    vfprintf$2	PTR PTR void  size(1) Largest target is 1
		 -> snprintf@ap(COMRAM[1]), 


Critical Paths under _main in COMRAM

    _main->_lcd_print_custom_chr
    _lcd_print_custom_chr->_lcd_print_chr_pos
    _lcd_print_chr_pos->_lcd_set_cursor
    _lcd_set_cursor->_lcd_send_command
    _lcd_print_chr->_send_byte
    _ecu_layer_initialize->_lcd_inintialize
    _lcd_inintialize->_lcd_send_command
    _lcd_send_command->_send_byte
    _send_enable_signal->_gpio_pin_write_logic
    _send_byte->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    6960
            _application_instiallize
               _lcd_print_custom_chr
 ---------------------------------------------------------------------------------
 (1) _lcd_print_custom_chr                                 8     3      5    5079
                                             26 COMRAM     8     3      5
                      _lcd_print_chr
                  _lcd_print_chr_pos
                   _lcd_send_command
 ---------------------------------------------------------------------------------
 (2) _lcd_print_chr_pos                                    5     1      4    2621
                                             21 COMRAM     5     1      4
                      _lcd_print_chr
                     _lcd_set_cursor
 ---------------------------------------------------------------------------------
 (3) _lcd_set_cursor                                       4     1      3    1366
                                             17 COMRAM     4     1      3
                   _lcd_send_command
 ---------------------------------------------------------------------------------
 (3) _lcd_print_chr                                        3     1      2    1049
                                             14 COMRAM     3     1      2
               _gpio_pin_write_logic
                          _send_byte
                 _send_enable_signal
 ---------------------------------------------------------------------------------
 (1) _application_instiallize                              0     0      0    1881
               _ecu_layer_initialize
 ---------------------------------------------------------------------------------
 (2) _ecu_layer_initialize                                 0     0      0    1881
                    _lcd_inintialize
 ---------------------------------------------------------------------------------
 (3) _lcd_inintialize                                      4     3      1    1881
                                             17 COMRAM     4     3      1
           _gpio_pin_write_direction
               _gpio_pin_write_logic
                   _lcd_send_command
 ---------------------------------------------------------------------------------
 (2) _lcd_send_command                                     3     1      2    1067
                                             14 COMRAM     3     1      2
               _gpio_pin_write_logic
                          _send_byte
                 _send_enable_signal
 ---------------------------------------------------------------------------------
 (3) _send_enable_signal                                   2     1      1     303
                                              8 COMRAM     2     1      1
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (3) _send_byte                                            6     4      2     394
                                              8 COMRAM     6     4      2
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (4) _gpio_pin_write_logic                                 8     6      2     209
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (4) _gpio_pin_write_direction                             8     6      2     169
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_instiallize
     _ecu_layer_initialize
       _lcd_inintialize
         _gpio_pin_write_direction
         _gpio_pin_write_logic
         _lcd_send_command
           _gpio_pin_write_logic
           _send_byte
             _gpio_pin_write_logic
           _send_enable_signal
             _gpio_pin_write_logic
   _lcd_print_custom_chr
     _lcd_print_chr
       _gpio_pin_write_logic
       _send_byte
       _send_enable_signal
     _lcd_print_chr_pos
       _lcd_print_chr
       _lcd_set_cursor
         _lcd_send_command
     _lcd_send_command

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            3967      0       0      0.0%
BITBANK14          256      0       0      0.0%
BANK14             256      0       0      0.0%
BITBANK13          256      0       0      0.0%
BANK13             256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BANK12             256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BANK11             256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BANK10             256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BANK9              256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BANK8              256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK15          128      0       0      0.0%
BANK15             128      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          127      0       0      0.0%
COMRAM             127     34     113     89.0%
BITBIGSFRh         118      0       0      0.0%
BITBIGSFRl           4      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0     113      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Aug 14 11:50:14 2025

                                 _M 1009                                   _O 1011  
                                 _R 1001                                 l212 1646  
                               l402 155E                                 l270 12E8  
                               l407 145C                                 l431 13CA  
                               l409 1484                                 l435 142A  
                               l460 149C                                 l287 120E  
                               l464 14DE                                 l392 1120  
                               l369 1650                                 l474 131A  
                               l483 1398                                 l469 15DA  
                               l397 159E                                 _chr 0063  
                               _lcd 0037                                 _cnt 0034  
                               _ret 0035                 led_initialize@F3079 0070  
                               wreg 0FE8                      ?_lcd_print_chr 004F  
                   ?_lcd_set_cursor 0052                                l2000 1224  
                              l2002 122A                                l2004 1280  
                              l2020 159C                                l2012 1560  
                              l2006 12D0                                l2014 1560  
                              l2030 106C                                l2110 1482  
                              l2102 142C                                l2008 12E6  
                              l2016 1570                                l2040 1094  
                              l2024 101E                                l2104 143C  
                              l2120 139A                                l2018 1576  
                              l2050 10E0                                l2042 10A4  
                              l2026 102E                                l2114 1648  
                              l2106 144C                                l2122 13AA  
                              l2052 10EC                                l2044 10B4  
                              l2036 106E                                l2060 111E  
                              l2028 1034                                l2116 164E  
                              l2108 1462                                l2140 1412  
                              l2124 13BA                                l2054 10F8  
                              l2046 10C0                                l2038 1092  
                              l2070 1536                                l2134 13E4  
                              l2142 1428                                l2126 13D0  
                              l2056 1104                                l2048 10DA  
                              l2072 155C                                l2064 1520  
                              l2080 130A                                l2136 1400  
                              l2128 13E2                                l2058 1110  
                              l2066 1520                                l2082 1320  
                              l2090 1370                                l2138 1402  
                              l2068 1530                                l2084 1334  
                              l2092 1396                                l2076 12EA  
                              l2086 1348                                l2078 12FA  
                              l2096 163A                                l2088 135C  
                              l2098 1644                                l2450 1612  
                              l2452 1618                                l2486 11F6  
                              l1950 1192                                l1952 11E2  
                              l1944 1122                                l1954 120C  
                              l1946 1136                                l1962 1486  
                              l1948 113C                                l1972 149E  
                              l1964 1486                                l1974 14CA  
                              l1966 1496                                l1990 15C2  
                              l1982 15A0                                l1976 14CC  
                              l1992 15CA                                l1984 15A0  
                              l1978 14DC                                l1994 15D8  
                              l1986 15B0                                l1988 15B6  
                              l1998 1210                                STR_1 1019  
                              u1020 1136                                u1021 1132  
                              u1104 1248                                u1120 1570  
                              u1200 144C                                u1105 1244  
                              u1121 156C                                u1201 1448  
                              u1114 129E                                u1034 115A  
                              u1050 1496                                u1130 102E  
                              u1210 145C                                u1115 129A  
                              u1035 1156                                u1051 1492  
                              u1131 102A                                u1211 1458  
                              u1044 11B0                                u1140 10A4  
                              u1220 13AA                                u1045 11AC  
                              u1141 10A0                                u1221 13A6  
                              u1070 14DC                                u1150 1530  
                              u1230 13BA                                u1071 14D8  
                              u1151 152C                                u1231 13B6  
                              u1064 14B8                                u1080 15B0  
                              u1160 12FA                                u1240 13CA  
                              u1065 14B4                                u1081 15AC  
                              u1161 12F6                                u1241 13C6  
                              u1090 1224                                u1170 130A  
                              u1250 1412                                u1091 1220  
                              u1171 1306                                u1251 140E  
                              u1180 131A                                u1181 1316  
                              _LATA 0F89                                u1190 143C  
                              _LATB 0F8A                                u1191 1438  
                              _LATC 0F8B                                _LATD 0F8C  
                              _LATE 0F8D                                u1667 10AA  
                              u1677 10C6                                u1687 10DC  
                              u1697 15C4                                _main 1612  
                              _name 002F                                fsr2h 0FDA  
                              indf2 0FDF                                fsr1l 0FE1  
                              fsr2l 0FD9                                prodl 0FF3  
                              start FFFC                        ___param_bank 0000  
           lcd_print_custom_chr@chr 005C             lcd_print_custom_chr@col 005E  
           lcd_print_custom_chr@lcd 005B             lcd_print_custom_chr@cnt 0062  
           lcd_print_custom_chr@ret 0061             lcd_print_custom_chr@row 005D  
              _gpio_pin_write_logic 1122                               ?_main 0041  
                 ?_lcd_send_command 004F                 relay_turn_off@F3087 006A  
                             _PORTA 0F80                               _PORTB 0F81  
                             _PORTC 0F82                               _PORTD 0F83  
                             _PORTE 0F84                               _TRISA 0F92  
                             _TRISB 0F93                               _TRISC 0F94  
                             _TRISD 0F95                               _TRISE 0F96  
            ??_lcd_print_custom_chr 0060                  ??_lcd_send_command 0051  
                             _errno 0067                               tablat 0FF5  
                             status 0FD8                     __initialization 15DC  
                      __end_of_main 163A               ?_gpio_pin_write_logic 0041  
                            ??_main 0063                       __activetblptr 0002  
                   ??_lcd_print_chr 0051                    led_turn_on@F3085 006F  
          _gpio_pin_write_direction 1210                       _tris_register 0025  
          ?_application_instiallize 0041                    send_byte@command 004A  
                lcd_inintialize@lcd 0052                  lcd_inintialize@ret 0055  
                            clear_0 1602                              isa$std 0001  
                      __pdataCOMRAM 0001                lcd_print_chr_pos@col 0058  
              lcd_print_chr_pos@lcd 0056                lcd_print_chr_pos@ret 005A  
              lcd_print_chr_pos@row 0057                        __mediumconst 1000  
                            tblptrh 0FF7                              tblptrl 0FF6  
                            tblptru 0FF8                          __accesstop 0080  
           __end_of__initialization 1608                       ___rparam_used 0001  
            ??_gpio_pin_write_logic 0043                      __pcstackCOMRAM 0041  
                  ??_lcd_set_cursor 0055                relay_intialize@F3077 006C  
  gpio_pin_write_logic@logic_status 0042                   led_turn_off@F3090 006E  
                     _keypad_values 0001                led_turn_toggle@F3095 006D  
        lcd_print_chr_pos@character 0059                             __Hparam 0000  
                           __Lparam 0000                 lcd_inintialize@wire 0054  
                      __psmallconst 1000                             __pcinit 15DC  
                           __ramtop 1000                             __ptext0 1612  
                           __ptext1 139A                             __ptext2 142C  
                           __ptext3 12EA                             __ptext4 1520  
                           __ptext5 1648                             __ptext6 163A  
                           __ptext7 101E                             __ptext8 1560  
                           __ptext9 15A0         gpio_pin_write_direction@ret 0048  
        ??_gpio_pin_write_direction 0043          __end_of_send_enable_signal 15DC  
              end_of_initialization 1608                   __end_of_send_byte 14E0  
                     __Lmediumconst 0000                             postdec1 0FE5  
                           postdec2 0FDD                             postinc0 0FEE  
                           postinc2 0FDE                   ??_lcd_inintialize 0053  
                 _lcd_print_chr_pos 142C                  ?_lcd_print_chr_pos 0056  
             __end_of_lcd_print_chr 1560                 ??_lcd_print_chr_pos 005A  
                     _seg_off_logic 0071                       send_byte@wire 004E  
                relay_turn_on@F3082 006B           __end_of_lcd_print_chr_pos 1486  
                     __pidataCOMRAM 14E0                 start_initialization 15DC  
                      _lat_register 001B              lcd_print_chr@character 0050  
                  _lcd_send_command 1560  gpio_pin_write_direction@pin_config 0041  
      __end_of_ecu_layer_initialize 1648    __end_of_gpio_pin_write_direction 12EA  
                       __pbssCOMRAM 0063                    lcd_print_chr@lcd 004F  
                  lcd_print_chr@ret 0051                           __end_of_M 1011  
                         __end_of_O 1019                           __end_of_R 1009  
   gpio_pin_write_logic@_pin_config 0041                 lcd_send_command@lcd 004F  
           _application_instiallize 1648                 lcd_send_command@ret 0051  
                       __smallconst 1000         lcd_print_custom_chr@mem_pos 005F  
                   _lcd_inintialize 101E                           _send_byte 1486  
                _send_enable_signal 15A0        __end_of_lcd_print_custom_chr 142C  
               ?_send_enable_signal 0049                        send_byte@lcd 0049  
                      send_byte@ret 004D                        _seg_on_logic 0036  
           gpio_pin_write_logic@ret 0048                           copy_data0 15F0  
              ??_send_enable_signal 004A                _ecu_layer_initialize 163A  
             send_enable_signal@lcd 0049               send_enable_signal@ret 004A  
         ?_gpio_pin_write_direction 0041                          ?_send_byte 0049  
                          __Hrparam 0000                            __Lrparam 0000  
         ??_application_instiallize 0056                       _value_recived 0069  
          __end_of_lcd_send_command 15A0                            __ptext10 1486  
                          __ptext11 1122                            __ptext12 1210  
           __end_of_lcd_inintialize 1122               ?_ecu_layer_initialize 0041  
                          isa$xinst 0000             lcd_send_command@command 0050  
   __end_of_application_instiallize 1652        __end_of_gpio_pin_write_logic 1210  
              _lcd_print_custom_chr 139A                      _lcd_set_cursor 12EA  
                 lcd_set_cursor@col 0054                   lcd_set_cursor@lcd 0052  
                 lcd_set_cursor@ret 0055                   lcd_set_cursor@row 0053  
                       ??_send_byte 004B   gpio_pin_write_direction@direction 0042  
                     _lcd_print_chr 1520              __end_of_lcd_set_cursor 139A  
             ?_lcd_print_custom_chr 005B                    ?_lcd_inintialize 0052  
            ??_ecu_layer_initialize 0056                       _port_register 0011  
