synthesis:  version Diamond (64-bit) 3.10.3.144.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Thu Dec 20 22:41:13 2018


Command Line:  synthesis -f kilsyth_bootloader_lattice.synproj -gui -msgset /home/konrad/dev/Kilsyth/gateware/bootloader/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-12F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-12F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = kilsyth_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/konrad/dev/Kilsyth/gateware/bootloader (searchpath added)
-p /usr/local/diamond/3.10_x64/ispfpga/sa5p00/data (searchpath added)
-p /home/konrad/dev/Kilsyth/gateware/bootloader/bootloader (searchpath added)
-p /home/konrad/dev/Kilsyth/gateware/bootloader (searchpath added)
Verilog design file = /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v
NGD file = kilsyth_bootloader.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): kilsyth_top
INFO - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(3): compiling module kilsyth_top. VERI-1018
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(50): using initial value of ft_wr_n since it is never assigned. VERI-1220
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(57): expression size 32 truncated to fit in target size 26. VERI-1209
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Top-level module name = kilsyth_top.
WARNING - synthesis: Initial value found on net pwr will be ignored due to unrecognized driver type
######## Converting I/O port io_ft_data[15] to input.
######## Converting I/O port io_ft_data[14] to input.
######## Converting I/O port io_ft_data[13] to input.
######## Converting I/O port io_ft_data[12] to input.
######## Converting I/O port io_ft_data[11] to input.
######## Converting I/O port io_ft_data[10] to input.
######## Converting I/O port io_ft_data[9] to input.
######## Converting I/O port io_ft_data[8] to input.
######## Converting I/O port io_ft_data[7] to input.
######## Converting I/O port io_ft_data[6] to input.
######## Converting I/O port io_ft_data[5] to input.
######## Converting I/O port io_ft_data[4] to input.
######## Converting I/O port io_ft_data[3] to input.
######## Converting I/O port io_ft_data[2] to input.
######## Converting I/O port io_ft_data[1] to input.
######## Converting I/O port io_ft_data[0] to input.
######## Converting I/O port io_ft_oe_n to output.
######## Converting I/O port io_ft_gpio1 to input.



WARNING - synthesis: I/O Port io_ft_gpio1 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in kilsyth_top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'io_ft_gpio1' has no load.
WARNING - synthesis: input pad net 'io_ft_gpio1' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file kilsyth_bootloader.ngd.

################### Begin Area Report (kilsyth_top)######################
Number of register bits => 33 of 12687 (0 % )
CCU2C => 13
FD1S3AX => 32
FD1S3AY => 1
GSR => 1
IB => 22
LUT4 => 8
OB => 11
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : i_clk16_c, loads : 30
  Net : i_ft_clk_c, loads : 3
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : io_ft_oe_n_c, loads : 3
  Net : i_ft_rxf_n_c, loads : 2
  Net : o_leds_c_6, loads : 2
  Net : counter_23, loads : 2
  Net : io_ft_data_c_15, loads : 1
  Net : io_ft_data_c_14, loads : 1
  Net : io_ft_data_c_13, loads : 1
  Net : io_ft_data_c_12, loads : 1
  Net : io_ft_data_c_11, loads : 1
  Net : io_ft_data_c_10, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets i_ft_clk_c]              |  200.000 MHz|  379.651 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets i_clk16_c]               |  200.000 MHz|  271.592 MHz|    14  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 207.609  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.550  secs
--------------------------------------------------------------
