#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 25 19:43:44 2018
# Process ID: 712
# Log file: C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/vivado.log
# Journal file: C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.xpr
INFO: [Project 1-313] Project file moved from 'F:/Vivado/SingleCycleCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'SingleCycleCPU.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-1243] port regFile must not be declared to be an array [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:32]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-1243] port regFile must not be declared to be an array [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:59]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-1243] port regFile must not be declared to be an array [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:59]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-1243] port regFile must not be declared to be an array [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register regFile is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:59]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-1243] port ram must not be declared to be an array [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:32]
ERROR: [VRFC 10-402] cannot assign to memory ram directly [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-394] cannot access memory regFile directly [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-1243] port ram must not be declared to be an array [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ram is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-402] cannot assign to memory ram directly [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-394] cannot access memory regFile directly [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ram is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:48]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-91] ram is not declared [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:47]
ERROR: [VRFC 10-394] cannot access memory regFile directly [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:47]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-91] ram is not declared [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:47]
ERROR: [VRFC 10-394] cannot access memory regFile directly [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:47]
ERROR: [VRFC 10-1040] module RegisterFile ignored due to previous errors [C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/pcAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/TestSingleCycleCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestSingleCycleCpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 28601101d85e4c5599e8fe905c1acaf0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestSingleCycleCpu_behav xil_defaultlib.TestSingleCycleCpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcAdd
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.InstructionCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.TestSingleCycleCpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TestSingleCycleCpu_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim.dir/TestSingleCycleCpu_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 95.250 ; gain = 0.059

    while executing
"webtalk_transmit -clientid 1162040001 -regid "210766071_0_0_148" -xml C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleC..."
    (file "C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim.dir/TestSingleCycleCpu_behav/webtalk/xsim_webt..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 25 19:54:06 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 747.363 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/ECOP-16340158-02/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestSingleCycleCpu_behav -key {Behavioral:sim_1:Functional:TestSingleCycleCpu} -tclbatch {TestSingleCycleCpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TestSingleCycleCpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
0
1
0
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestSingleCycleCpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 752.789 ; gain = 5.426
add_wave {{/TestSingleCycleCpu/uut/RegisterFile/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
0
1
0
0
0
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 810.195 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 25 20:35:11 2018...
