{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1351182084443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1351182084444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 10:21:23 2012 " "Processing started: Thu Oct 25 10:21:23 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1351182084444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1351182084444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off des -c des " "Command: quartus_map --read_settings_files=on --write_settings_files=off des -c des" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1351182084444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1351182085533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des.v 20 20 " "Found 20 design units, including 20 entities, in source file des.v" { { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "2 K_plus_gen " "Found entity 2: K_plus_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "3 CnDn_gen " "Found entity 3: CnDn_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "4 kn_gen " "Found entity 4: kn_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "5 e_gen " "Found entity 5: e_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "6 ip_inv " "Found entity 6: ip_inv" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "7 p_gen " "Found entity 7: p_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "8 ip_gen " "Found entity 8: ip_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "9 LnRn_gen " "Found entity 9: LnRn_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "10 RL_gen " "Found entity 10: RL_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "11 genEXoRK " "Found entity 11: genEXoRK" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "12 sBox " "Found entity 12: sBox" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "13 S1 " "Found entity 13: S1" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "14 S2 " "Found entity 14: S2" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "15 S3 " "Found entity 15: S3" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "16 S4 " "Found entity 16: S4" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "17 S5 " "Found entity 17: S5" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "18 S6 " "Found entity 18: S6" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "19 S7 " "Found entity 19: S7" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""} { "Info" "ISGN_ENTITY_NAME" "20 S8 " "Found entity 20: S8" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351182085750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file des_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES_Testbench " "Found entity 1: DES_Testbench" {  } { { "DES_testbench.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351182085760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351182085760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 DES.v(157) " "Verilog HDL Implicit Net warning at DES.v(157): created implicit net for \"C2\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 DES.v(158) " "Verilog HDL Implicit Net warning at DES.v(158): created implicit net for \"D2\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C3 DES.v(161) " "Verilog HDL Implicit Net warning at DES.v(161): created implicit net for \"C3\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 DES.v(162) " "Verilog HDL Implicit Net warning at DES.v(162): created implicit net for \"D3\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 DES.v(165) " "Verilog HDL Implicit Net warning at DES.v(165): created implicit net for \"C4\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085764 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D4 DES.v(166) " "Verilog HDL Implicit Net warning at DES.v(166): created implicit net for \"D4\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085764 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C5 DES.v(169) " "Verilog HDL Implicit Net warning at DES.v(169): created implicit net for \"C5\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5 DES.v(170) " "Verilog HDL Implicit Net warning at DES.v(170): created implicit net for \"D5\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 DES.v(173) " "Verilog HDL Implicit Net warning at DES.v(173): created implicit net for \"C6\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D6 DES.v(174) " "Verilog HDL Implicit Net warning at DES.v(174): created implicit net for \"D6\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C7 DES.v(177) " "Verilog HDL Implicit Net warning at DES.v(177): created implicit net for \"C7\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D7 DES.v(178) " "Verilog HDL Implicit Net warning at DES.v(178): created implicit net for \"D7\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C8 DES.v(181) " "Verilog HDL Implicit Net warning at DES.v(181): created implicit net for \"C8\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D8 DES.v(182) " "Verilog HDL Implicit Net warning at DES.v(182): created implicit net for \"D8\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C9 DES.v(185) " "Verilog HDL Implicit Net warning at DES.v(185): created implicit net for \"C9\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D9 DES.v(186) " "Verilog HDL Implicit Net warning at DES.v(186): created implicit net for \"D9\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C10 DES.v(189) " "Verilog HDL Implicit Net warning at DES.v(189): created implicit net for \"C10\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D10 DES.v(190) " "Verilog HDL Implicit Net warning at DES.v(190): created implicit net for \"D10\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C11 DES.v(193) " "Verilog HDL Implicit Net warning at DES.v(193): created implicit net for \"C11\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D11 DES.v(194) " "Verilog HDL Implicit Net warning at DES.v(194): created implicit net for \"D11\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C12 DES.v(197) " "Verilog HDL Implicit Net warning at DES.v(197): created implicit net for \"C12\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085771 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D12 DES.v(198) " "Verilog HDL Implicit Net warning at DES.v(198): created implicit net for \"D12\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085771 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C13 DES.v(201) " "Verilog HDL Implicit Net warning at DES.v(201): created implicit net for \"C13\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D13 DES.v(202) " "Verilog HDL Implicit Net warning at DES.v(202): created implicit net for \"D13\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C14 DES.v(205) " "Verilog HDL Implicit Net warning at DES.v(205): created implicit net for \"C14\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D14 DES.v(206) " "Verilog HDL Implicit Net warning at DES.v(206): created implicit net for \"D14\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C15 DES.v(209) " "Verilog HDL Implicit Net warning at DES.v(209): created implicit net for \"C15\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D15 DES.v(210) " "Verilog HDL Implicit Net warning at DES.v(210): created implicit net for \"D15\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C16 DES.v(213) " "Verilog HDL Implicit Net warning at DES.v(213): created implicit net for \"C16\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D16 DES.v(214) " "Verilog HDL Implicit Net warning at DES.v(214): created implicit net for \"D16\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exporout DES.v(524) " "Verilog HDL Implicit Net warning at DES.v(524): created implicit net for \"exporout\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 524 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1351182085775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "des " "Elaborating entity \"des\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1351182085994 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oflag DES.v(5) " "Output port \"oflag\" at DES.v(5) has no driver" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1351182086044 "|des"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K_plus_gen K_plus_gen:kpg " "Elaborating entity \"K_plus_gen\" for hierarchy \"K_plus_gen:kpg\"" {  } { { "DES.v" "kpg" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CnDn_gen CnDn_gen:cndng " "Elaborating entity \"CnDn_gen\" for hierarchy \"CnDn_gen:cndng\"" {  } { { "DES.v" "cndng" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(157) " "Verilog HDL assignment warning at DES.v(157): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086269 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(158) " "Verilog HDL assignment warning at DES.v(158): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086270 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(161) " "Verilog HDL assignment warning at DES.v(161): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086271 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(162) " "Verilog HDL assignment warning at DES.v(162): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086272 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(165) " "Verilog HDL assignment warning at DES.v(165): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086273 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(166) " "Verilog HDL assignment warning at DES.v(166): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086274 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(169) " "Verilog HDL assignment warning at DES.v(169): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086275 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(170) " "Verilog HDL assignment warning at DES.v(170): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086276 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(173) " "Verilog HDL assignment warning at DES.v(173): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086277 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(174) " "Verilog HDL assignment warning at DES.v(174): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086278 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(177) " "Verilog HDL assignment warning at DES.v(177): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086280 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(178) " "Verilog HDL assignment warning at DES.v(178): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086280 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(181) " "Verilog HDL assignment warning at DES.v(181): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086281 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(182) " "Verilog HDL assignment warning at DES.v(182): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086282 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(185) " "Verilog HDL assignment warning at DES.v(185): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086283 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(186) " "Verilog HDL assignment warning at DES.v(186): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086284 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(189) " "Verilog HDL assignment warning at DES.v(189): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086285 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(190) " "Verilog HDL assignment warning at DES.v(190): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086286 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(193) " "Verilog HDL assignment warning at DES.v(193): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086287 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(194) " "Verilog HDL assignment warning at DES.v(194): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086287 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(197) " "Verilog HDL assignment warning at DES.v(197): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086289 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(198) " "Verilog HDL assignment warning at DES.v(198): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086289 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(201) " "Verilog HDL assignment warning at DES.v(201): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086290 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(202) " "Verilog HDL assignment warning at DES.v(202): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086291 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(205) " "Verilog HDL assignment warning at DES.v(205): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086293 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(206) " "Verilog HDL assignment warning at DES.v(206): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086293 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(209) " "Verilog HDL assignment warning at DES.v(209): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086294 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(210) " "Verilog HDL assignment warning at DES.v(210): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086295 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(213) " "Verilog HDL assignment warning at DES.v(213): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086296 "|des|CnDn_gen:cndng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 DES.v(214) " "Verilog HDL assignment warning at DES.v(214): truncated value with size 28 to match size of target (1)" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1351182086296 "|des|CnDn_gen:cndng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kn_gen kn_gen:kng " "Elaborating entity \"kn_gen\" for hierarchy \"kn_gen:kng\"" {  } { { "DES.v" "kng" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_gen ip_gen:ipg " "Elaborating entity \"ip_gen\" for hierarchy \"ip_gen:ipg\"" {  } { { "DES.v" "ipg" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LnRn_gen LnRn_gen:lnrn_genA " "Elaborating entity \"LnRn_gen\" for hierarchy \"LnRn_gen:lnrn_genA\"" {  } { { "DES.v" "lnrn_genA" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RL_gen LnRn_gen:lnrn_genA\|RL_gen:rlg1 " "Elaborating entity \"RL_gen\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\"" {  } { { "DES.v" "rlg1" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_gen LnRn_gen:lnrn_genA\|RL_gen:rlg1\|e_gen:G0 " "Elaborating entity \"e_gen\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|e_gen:G0\"" {  } { { "DES.v" "G0" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S1:s1 " "Elaborating entity \"S1\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S1:s1\"" {  } { { "DES.v" "s1" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S2:s2 " "Elaborating entity \"S2\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S2:s2\"" {  } { { "DES.v" "s2" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S3:s3 " "Elaborating entity \"S3\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S3:s3\"" {  } { { "DES.v" "s3" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182086971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S4:s4 " "Elaborating entity \"S4\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S4:s4\"" {  } { { "DES.v" "s4" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182087061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S5 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S5:s5 " "Elaborating entity \"S5\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S5:s5\"" {  } { { "DES.v" "s5" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182087167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S6 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S6:s6 " "Elaborating entity \"S6\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S6:s6\"" {  } { { "DES.v" "s6" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182087237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S7 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S7:s7 " "Elaborating entity \"S7\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S7:s7\"" {  } { { "DES.v" "s7" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182087305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S8 LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S8:s8 " "Elaborating entity \"S8\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|S8:s8\"" {  } { { "DES.v" "s8" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182087372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_gen LnRn_gen:lnrn_genA\|RL_gen:rlg1\|p_gen:P1 " "Elaborating entity \"p_gen\" for hierarchy \"LnRn_gen:lnrn_genA\|RL_gen:rlg1\|p_gen:P1\"" {  } { { "DES.v" "P1" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182087447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_inv LnRn_gen:lnrn_genA\|ip_inv:ipinv1 " "Elaborating entity \"ip_inv\" for hierarchy \"LnRn_gen:lnrn_genA\|ip_inv:ipinv1\"" {  } { { "DES.v" "ipinv1" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351182088001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oflag GND " "Pin \"oflag\" is stuck at GND" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1351182100579 "|des|oflag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1351182100579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1351182103965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1351182103965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[64\] " "No output dependent on input pin \"din\[64\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[62\] " "No output dependent on input pin \"din\[62\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[60\] " "No output dependent on input pin \"din\[60\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[58\] " "No output dependent on input pin \"din\[58\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[56\] " "No output dependent on input pin \"din\[56\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[54\] " "No output dependent on input pin \"din\[54\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[52\] " "No output dependent on input pin \"din\[52\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[50\] " "No output dependent on input pin \"din\[50\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[48\] " "No output dependent on input pin \"din\[48\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[46\] " "No output dependent on input pin \"din\[46\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[44\] " "No output dependent on input pin \"din\[44\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[42\] " "No output dependent on input pin \"din\[42\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[40\] " "No output dependent on input pin \"din\[40\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[38\] " "No output dependent on input pin \"din\[38\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[36\] " "No output dependent on input pin \"din\[36\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[34\] " "No output dependent on input pin \"din\[34\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[32\] " "No output dependent on input pin \"din\[32\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[30\] " "No output dependent on input pin \"din\[30\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[28\] " "No output dependent on input pin \"din\[28\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[26\] " "No output dependent on input pin \"din\[26\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[24\] " "No output dependent on input pin \"din\[24\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[22\] " "No output dependent on input pin \"din\[22\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[20\] " "No output dependent on input pin \"din\[20\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[18\] " "No output dependent on input pin \"din\[18\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[16\] " "No output dependent on input pin \"din\[16\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[14\] " "No output dependent on input pin \"din\[14\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[12\] " "No output dependent on input pin \"din\[12\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[10\] " "No output dependent on input pin \"din\[10\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[8\] " "No output dependent on input pin \"din\[8\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[6\] " "No output dependent on input pin \"din\[6\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[4\] " "No output dependent on input pin \"din\[4\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[2\] " "No output dependent on input pin \"din\[2\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[64\] " "No output dependent on input pin \"key\[64\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[56\] " "No output dependent on input pin \"key\[56\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[52\] " "No output dependent on input pin \"key\[52\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[48\] " "No output dependent on input pin \"key\[48\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[46\] " "No output dependent on input pin \"key\[46\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[40\] " "No output dependent on input pin \"key\[40\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[32\] " "No output dependent on input pin \"key\[32\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[24\] " "No output dependent on input pin \"key\[24\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[16\] " "No output dependent on input pin \"key\[16\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[8\] " "No output dependent on input pin \"key\[8\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "No output dependent on input pin \"key\[6\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[47\] " "No output dependent on input pin \"key\[47\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351182104274 "|des|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1351182104274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1351182104281 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1351182104281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1351182104281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1351182104281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1351182104794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 10:21:44 2012 " "Processing ended: Thu Oct 25 10:21:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1351182104794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1351182104794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1351182104794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1351182104794 ""}
