
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSANSTEPS_VENTAJA_e7.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSANSTEPS_VENTAJA_e7.v' to AST representation.
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_VENTAJA_e5.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_VENTAJA_e5.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_VENTAJA_e4.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_VENTAJA_e4.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e8'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e9.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e9'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e10.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e10.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e10_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e10_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10_1'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e6'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e8'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/Sarsa_Ruido_e9_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/Sarsa_Ruido_e9_1.v' to AST representation.
Storing AST representation for module `$abstract\Sarsa_Ruido_e9_1'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsanStepsNada_e8_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsanStepsNada_e8_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsanStepsNada_e8_1'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsanstepsNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsanstepsNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsanstepsNada_e8'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/e7_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/e7_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/e9_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/e9_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e16917.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e16917.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e16917'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17108.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17108.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17108'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17109.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17109.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17109'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17298.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17298.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17298'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17301.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17301.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17301'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17306.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17306.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17306'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17503.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17503.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17503'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17675.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17675.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17675'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17683'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17688.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17688.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_1op_e17688'.
Successfully finished Verilog frontend.

39. Executing HIERARCHY pass (managing design hierarchy).

40. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNada_e6'.
Generating RTLIL representation for module `\SarsaNada_e6'.

40.1. Analyzing design hierarchy..
Top module:  \SarsaNada_e6

40.2. Analyzing design hierarchy..
Top module:  \SarsaNada_e6
Removing unused module `$abstract\mult8_2bits_1op_e17688'.
Removing unused module `$abstract\mult8_2bits_1op_e17683'.
Removing unused module `$abstract\mult8_2bits_1op_e17675'.
Removing unused module `$abstract\mult8_2bits_1op_e17503'.
Removing unused module `$abstract\mult8_2bits_1op_e17306'.
Removing unused module `$abstract\mult8_2bits_1op_e17301'.
Removing unused module `$abstract\mult8_2bits_1op_e17298'.
Removing unused module `$abstract\mult8_2bits_1op_e17109'.
Removing unused module `$abstract\mult8_2bits_1op_e17108'.
Removing unused module `$abstract\mult8_2bits_1op_e16917'.
Removing unused module `$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\SarsanstepsNada_e8'.
Removing unused module `$abstract\SarsanStepsNada_e8_1'.
Removing unused module `$abstract\Sarsa_Ruido_e9_1'.
Removing unused module `$abstract\SarsaNada_e8'.
Removing unused module `$abstract\SarsaNada_e6'.
Removing unused module `$abstract\SarsaNada_e10_1'.
Removing unused module `$abstract\SarsaNada_e10'.
Removing unused module `$abstract\SarsaNStepsRuido_e9'.
Removing unused module `$abstract\SARSA_WInd_e9'.
Removing unused module `$abstract\SARSA_WInd_e8'.
Removing unused module `$abstract\SARSA_VENTAJA_e4'.
Removing unused module `$abstract\SARSA_RUIDO_e9'.
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Removed 37 unused modules.
Renaming module SarsaNada_e6 to SarsaNada_e6.

41. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/06-yosys-synthesis/hierarchy.dot'.
Dumping module SarsaNada_e6 to page 1.

42. Executing TRIBUF pass.

43. Executing HIERARCHY pass (managing design hierarchy).

43.1. Analyzing design hierarchy..
Top module:  \SarsaNada_e6

43.2. Analyzing design hierarchy..
Top module:  \SarsaNada_e6
Removed 0 unused modules.

44. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

45. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

46. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

47. Executing PROC_INIT pass (extract init attributes).

48. Executing PROC_ARST pass (detect async resets in processes).

49. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

50. Executing PROC_MUX pass (convert decision trees to multiplexers).

51. Executing PROC_DLATCH pass (convert process syncs to latches).

52. Executing PROC_DFF pass (convert process syncs to FFs).

53. Executing PROC_MEMWR pass (convert process memory writes to cells).

54. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

55. Executing CHECK pass (checking for obvious problems).
Checking module SarsaNada_e6...
Found and reported 0 problems.

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.
<suppressed ~3 debug messages>

57. Executing FLATTEN pass (flatten design).

58. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e6.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

68. Executing FSM pass (extract and optimize FSM).

68.1. Executing FSM_DETECT pass (finding FSMs in design).

68.2. Executing FSM_EXTRACT pass (extracting FSM from design).

68.3. Executing FSM_OPT pass (simple optimizations of FSMs).

68.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

68.5. Executing FSM_OPT pass (simple optimizations of FSMs).

68.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

68.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

68.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

69. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e6.
Performed a total of 0 changes.

73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

77. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port A of cell SarsaNada_e6.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$9 ($add).
Removed top 1 bits (of 4) from port B of cell SarsaNada_e6.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$9 ($add).
Removed top 3 bits (of 4) from port B of cell SarsaNada_e6.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$11 ($add).

78. Executing PEEPOPT pass (run peephole optimizers).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

80. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SarsaNada_e6:
  creating $macc model for $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:16$6 ($add).
  creating $macc model for $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$11 ($add).
  creating $macc model for $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$9 ($add).
  merging $macc model for $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$9 into $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$11.
  creating $alu model for $macc $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$11.
  creating $alu model for $macc $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:16$6.
  creating $alu cell for $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:16$6: $auto$alumacc.cc:485:replace_alu$12
  creating $alu cell for $add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$11: $auto$alumacc.cc:485:replace_alu$15
  created 2 $alu and 0 $macc cells.

81. Executing SHARE pass (SAT-based resource sharing).

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e6.
Performed a total of 0 changes.

86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

90. Rerunning OPT passes. (Maybe there is more to do…)

91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e6.
Performed a total of 0 changes.

93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

94. Executing OPT_DFF pass (perform DFF optimizations).

95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

96. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

97. Executing MEMORY pass.

97.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

97.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

97.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

97.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

97.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

97.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

97.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

97.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

97.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

97.10. Executing MEMORY_COLLECT pass (generating $mem cells).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

99. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.
<suppressed ~3 debug messages>

100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

101. Executing OPT_DFF pass (perform DFF optimizations).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

103. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

104. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e6.
Performed a total of 0 changes.

108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

109. Executing OPT_SHARE pass.

110. Executing OPT_DFF pass (perform DFF optimizations).

111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

112. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

113. Executing TECHMAP pass (map to technology primitives).

113.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

113.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~385 debug messages>

114. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.
<suppressed ~32 debug messages>

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

116. Executing OPT_DFF pass (perform DFF optimizations).

117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..
Removed 2 unused cells and 85 unused wires.
<suppressed ~3 debug messages>

118. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

120. Executing OPT_DFF pass (perform DFF optimizations).

121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

122. Executing ABC pass (technology mapping using ABC).

122.1. Extracting gate netlist of module `\SarsaNada_e6' to `<abc-temp-dir>/input.blif'..
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 4 outputs.

122.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

122.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

123. Executing OPT pass (performing simple optimizations).

123.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

123.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

123.3. Executing OPT_DFF pass (perform DFF optimizations).

123.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..
Removed 0 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

123.5. Finished fast OPT passes.

124. Executing HIERARCHY pass (managing design hierarchy).

124.1. Analyzing design hierarchy..
Top module:  \SarsaNada_e6

124.2. Analyzing design hierarchy..
Top module:  \SarsaNada_e6
Removed 0 unused modules.

125. Executing CHECK pass (checking for obvious problems).
Checking module SarsaNada_e6...
Found and reported 0 problems.

126. Printing statistics.

=== SarsaNada_e6 ===

   Number of wires:                 12
   Number of wire bits:             20
   Number of public wires:           8
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       2
     $_AND_                          1
     $_NAND_                         2
     $_OR_                           1
     $_XNOR_                         1
     $_XOR_                          1

127. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module SarsaNada_e6 to page 1.

128. Executing OPT pass (performing simple optimizations).

128.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

128.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

128.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

128.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e6.
Performed a total of 0 changes.

128.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e6'.
Removed a total of 0 cells.

128.6. Executing OPT_DFF pass (perform DFF optimizations).

128.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..

128.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e6.

128.9. Finished OPT passes. (There is nothing left to do.)

129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..
Removed 0 unused cells and 4 unused wires.
<suppressed ~4 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/tmp/2bf26764a3424d2e9224cd07092647bd.lib ",
   "modules": {
      "\\SarsaNada_e6": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 1,
            "$_NAND_": 2,
            "$_OR_": 1,
            "$_XNOR_": 1,
            "$_XOR_": 1
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 1,
            "$_NAND_": 2,
            "$_OR_": 1,
            "$_XNOR_": 1,
            "$_XOR_": 1
         }
      }
}

130. Printing statistics.

=== SarsaNada_e6 ===

   Number of wires:                  8
   Number of wire bits:             13
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       2
     $_AND_                          1
     $_NAND_                         2
     $_OR_                           1
     $_XNOR_                         1
     $_XOR_                          1

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

131. Executing TECHMAP pass (map to technology primitives).

131.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

131.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

132. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

133. Executing TECHMAP pass (map to technology primitives).

133.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

133.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

134. Executing SIMPLEMAP pass (map simple cells to gate primitives).

135. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

135.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\SarsaNada_e6':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/tmp/2bf26764a3424d2e9224cd07092647bd.lib ",
   "modules": {
      "\\SarsaNada_e6": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 1,
            "$_NAND_": 2,
            "$_OR_": 1,
            "$_XNOR_": 1,
            "$_XOR_": 1
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 1,
            "$_NAND_": 2,
            "$_OR_": 1,
            "$_XNOR_": 1,
            "$_XOR_": 1
         }
      }
}

136. Printing statistics.

=== SarsaNada_e6 ===

   Number of wires:                  8
   Number of wire bits:             13
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       2
     $_AND_                          1
     $_NAND_                         2
     $_OR_                           1
     $_XNOR_                         1
     $_XOR_                          1

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/06-yosys-synthesis/AREA_0.abc'…

137. Executing ABC pass (technology mapping using ABC).

137.1. Extracting gate netlist of module `\SarsaNada_e6' to `/tmp/yosys-abc-pAAXWK/input.blif'..
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

137.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-pAAXWK/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-pAAXWK/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-pAAXWK/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/tmp/2bf26764a3424d2e9224cd07092647bd.lib 
ABC: Parsing finished successfully.  Parsing time =     0.13 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/tmp/2bf26764a3424d2e9224cd07092647bd.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.22 sec
ABC: Memory =    9.54 MB. Time =     0.22 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =      6 ( 16.7 %)   Cap = 17.6 ff (  2.1 %)   Area =       50.05 ( 83.3 %)   Delay =   477.84 ps  ( 33.3 %)               
ABC: Path  0 --       2 : 0    4 pi                      A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  10.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      12 : 4    1 sky130_fd_sc_hd__a22o_2 A =  10.01  Df = 222.1 -111.3 ps  S =  35.0 ps  Cin =  2.3 ff  Cout =   1.5 ff  Cmax = 301.2 ff  G =   62  
ABC: Path  2 --      13 : 2    1 sky130_fd_sc_hd__and2_2 A =   7.51  Df = 477.8 -129.3 ps  S = 180.7 ps  Cin =  1.5 ff  Cout =  33.4 ff  Cmax = 303.0 ff  G = 2288  
ABC: Start-point = pi1 (\A [1]).  End-point = po1 (\P [1]).
ABC: netlist                       : i/o =    4/    4  lat =    0  nd =     6  edge =     16  area =50.05  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-pAAXWK/output.blif 

137.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

138. Executing SETUNDEF pass (replace undef values with defined constants).

139. Executing HILOMAP pass (mapping to constant drivers).

140. Executing SPLITNETS pass (splitting up multi-bit signals).

141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e6..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

142. Executing INSBUF pass (insert buffer cells for connected wires).
Add SarsaNada_e6/$auto$insbuf.cc:97:execute$183: \pp1 -> \P [0]

143. Executing CHECK pass (checking for obvious problems).
Checking module SarsaNada_e6...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Sin_Corregir/runs/SarsaNada_e6/tmp/2bf26764a3424d2e9224cd07092647bd.lib ",
   "modules": {
      "\\SarsaNada_e6": {
         "num_wires":         6,
         "num_wire_bits":     11,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         7,
         "area":              55.052800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and2b_2": 1,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__inv_2": 1,
            "sky130_fd_sc_hd__nand4_2": 1
         }
      }
   },
      "design": {
         "num_wires":         6,
         "num_wire_bits":     11,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         7,
         "area":              55.052800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and2b_2": 1,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__inv_2": 1,
            "sky130_fd_sc_hd__nand4_2": 1
         }
      }
}

144. Printing statistics.

=== SarsaNada_e6 ===

   Number of wires:                  6
   Number of wire bits:             11
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__nand4_2        1

   Chip area for module '\SarsaNada_e6': 55.052800
     of which used for sequential elements: 0.000000 (0.00%)

145. Executing Verilog backend.
Dumping module `\SarsaNada_e6'.

146. Executing JSON backend.
