Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 24 17:24:17 2023
| Host         : AHWV-AC3E-UTFSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_16bits_timing_summary_routed.rpt -pb pwm_16bits_timing_summary_routed.pb -rpx pwm_16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_16bits
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     121         
LUTAR-1    Warning           LUT drives async reset alert    96          
TIMING-20  Warning           Non-clocked latch               48          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (403)
5. checking no_input_delay (59)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (217)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compare[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_carr[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: period[9] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: PWMCLK/pwm_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (403)
--------------------------------------------------
 There are 403 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (59)
-------------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  404          inf        0.000                      0                  404           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           404 Endpoints
Min Delay           404 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 compare[1]
                            (input port)
  Destination:            pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.192ns  (logic 5.041ns (33.181%)  route 10.151ns (66.819%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LDCE=1 LUT2=2 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  compare[1] (IN)
                         net (fo=0)                   0.000     0.000    compare[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  compare_IBUF[1]_inst/O
                         net (fo=4, routed)           5.157     6.039    REG_COMPARE/compare_IBUF[1]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  REG_COMPARE/reg_out_reg[1]_LDC_i_2__1/O
                         net (fo=2, routed)           0.435     6.580    REG_COMPARE/reg_out_reg[1]_LDC_i_2__1_n_0
    SLICE_X108Y54        LDCE (SetClr_ldce_CLR_Q)     0.741     7.321 f  REG_COMPARE/reg_out_reg[1]_LDC/Q
                         net (fo=2, routed)           0.328     7.648    REG_COMPARE/reg_out_reg[1]_LDC_n_0
    SLICE_X108Y55        LUT3 (Prop_lut3_I1_O)        0.105     7.753 f  REG_COMPARE/pwm1_carry_i_12/O
                         net (fo=1, routed)           0.760     8.513    REG_COMPARE/pwm1_carry_i_12_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I4_O)        0.105     8.618 r  REG_COMPARE/pwm1_carry_i_4/O
                         net (fo=1, routed)           0.363     8.982    COMP1/DI[0]
    SLICE_X109Y58        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     9.418 r  COMP1/pwm1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.418    COMP1/pwm1_carry_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.516 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=1, routed)           1.243    10.759    REG_COMPARE/CO[0]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.105    10.864 r  REG_COMPARE/pwm_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865    12.729    pwm_OBUF
    U13                  OBUF (Prop_obuf_I_O)         2.463    15.192 r  pwm_OBUF_inst/O
                         net (fo=0)                   0.000    15.192    pwm
    U13                                                               r  pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.815ns  (logic 3.780ns (34.953%)  route 7.035ns (65.047%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.237     4.224    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.105     4.329 r  REG_PERIOD/reg_out_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           1.160     5.490    REG_PERIOD/reg_out_reg[2]_LDC_i_2_n_0
    SLICE_X110Y62        LDCE (SetClr_ldce_CLR_Q)     0.731     6.221 f  REG_PERIOD/reg_out_reg[2]_LDC/Q
                         net (fo=5, routed)           0.571     6.791    REG_PERIOD/reg_out_reg[2]_LDC_n_0
    SLICE_X110Y62        LUT3 (Prop_lut3_I1_O)        0.105     6.896 r  REG_PERIOD/mask_event2_carry_i_30/O
                         net (fo=1, routed)           0.000     6.896    REG_PERIOD/mask_event2_carry_i_30_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.353 r  REG_PERIOD/mask_event2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.353    REG_PERIOD/mask_event2_carry_i_7_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.451 r  REG_PERIOD/mask_event2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.451    REG_PERIOD/mask_event2_carry_i_6_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.651 r  REG_PERIOD/mask_event2_carry_i_5/O[2]
                         net (fo=1, routed)           1.098     8.749    CARR1/mask_event3[10]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.253     9.002 r  CARR1/mask_event2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.002    CARR1/mask_event2_carry_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.334 r  CARR1/mask_event2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.334    CARR1/mask_event2_carry_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.466 r  CARR1/mask_event2_carry__0/CO[1]
                         net (fo=1, routed)           0.853    10.319    CARR1/mask_event24_in
    SLICE_X113Y62        LUT3 (Prop_lut3_I0_O)        0.275    10.594 r  CARR1/mask_event_i_2/O
                         net (fo=1, routed)           0.116    10.710    CARR1/mask_event0__2
    SLICE_X113Y62        LUT6 (Prop_lut6_I3_O)        0.105    10.815 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000    10.815    CARR1/mask_event_i_1_n_0
    SLICE_X113Y62        FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 3.671ns (35.415%)  route 6.695ns (64.585%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.237     4.224    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.105     4.329 r  REG_PERIOD/reg_out_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           1.160     5.490    REG_PERIOD/reg_out_reg[2]_LDC_i_2_n_0
    SLICE_X110Y62        LDCE (SetClr_ldce_CLR_Q)     0.731     6.221 f  REG_PERIOD/reg_out_reg[2]_LDC/Q
                         net (fo=5, routed)           0.367     6.588    REG_PERIOD/reg_out_reg[2]_LDC_n_0
    SLICE_X111Y62        LUT3 (Prop_lut3_I1_O)        0.105     6.693 r  REG_PERIOD/state_carrier0_carry_i_32/O
                         net (fo=1, routed)           0.000     6.693    REG_PERIOD/state_carrier0_carry_i_32_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.150 r  REG_PERIOD/state_carrier0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.150    REG_PERIOD/state_carrier0_carry_i_7_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  REG_PERIOD/state_carrier0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.248    REG_PERIOD/state_carrier0_carry_i_6_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  REG_PERIOD/state_carrier0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.346    REG_PERIOD/state_carrier0_carry_i_5_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  REG_PERIOD/state_carrier0_carry__0_i_1/CO[3]
                         net (fo=6, routed)           1.326     8.769    REG_PERIOD/CO[0]
    SLICE_X112Y63        LUT3 (Prop_lut3_I2_O)        0.105     8.874 r  REG_PERIOD/state_carrier0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.874    CARR1/S[0]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.318 r  CARR1/state_carrier0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.318    CARR1/state_carrier0_carry__0_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.509 r  CARR1/state_carrier0_carry__1/CO[2]
                         net (fo=1, routed)           0.605    10.114    REG_PERIOD/state_carrier_reg_0[0]
    SLICE_X113Y62        LUT5 (Prop_lut5_I1_O)        0.252    10.366 r  REG_PERIOD/state_carrier_i_1/O
                         net (fo=1, routed)           0.000    10.366    CARR1/state_carrier_reg_16
    SLICE_X113Y62        FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 2.434ns (24.163%)  route 7.640ns (75.837%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          0.817     8.762    CARR1/carrier1__14
    SLICE_X113Y65        LUT3 (Prop_lut3_I1_O)        0.105     8.867 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          1.206    10.074    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 2.434ns (24.163%)  route 7.640ns (75.837%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          0.817     8.762    CARR1/carrier1__14
    SLICE_X113Y65        LUT3 (Prop_lut3_I1_O)        0.105     8.867 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          1.206    10.074    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 2.434ns (24.163%)  route 7.640ns (75.837%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          0.817     8.762    CARR1/carrier1__14
    SLICE_X113Y65        LUT3 (Prop_lut3_I1_O)        0.105     8.867 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          1.206    10.074    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 2.434ns (24.163%)  route 7.640ns (75.837%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          0.817     8.762    CARR1/carrier1__14
    SLICE_X113Y65        LUT3 (Prop_lut3_I1_O)        0.105     8.867 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          1.206    10.074    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 2.434ns (24.379%)  route 7.550ns (75.621%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          1.934     9.880    REG_CARR/carrier1__14
    SLICE_X111Y53        LUT6 (Prop_lut6_I4_O)        0.105     9.985 r  REG_CARR/carrier[3]_i_1/O
                         net (fo=1, routed)           0.000     9.985    CARR1/D[3]
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.983ns  (logic 2.434ns (24.384%)  route 7.548ns (75.616%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          1.932     9.878    REG_CARR/carrier1__14
    SLICE_X111Y53        LUT6 (Prop_lut6_I4_O)        0.105     9.983 r  REG_CARR/carrier[2]_i_1/O
                         net (fo=1, routed)           0.000     9.983    CARR1/D[2]
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CARR1/carrier_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 2.434ns (24.431%)  route 7.529ns (75.569%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  reset_IBUF_inst/O
                         net (fo=121, routed)         3.414     4.401    REG_PERIOD/reset_IBUF
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.118     4.519 r  REG_PERIOD/reg_out_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.535     5.054    REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0
    SLICE_X106Y63        LDCE (SetClr_ldce_CLR_Q)     0.909     5.963 f  REG_PERIOD/reg_out_reg[8]_LDC/Q
                         net (fo=5, routed)           0.649     6.612    REG_PERIOD/reg_out_reg[8]_LDC_n_0
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.105     6.717 r  REG_PERIOD/carrier[8]_i_4/O
                         net (fo=2, routed)           0.658     7.375    REG_PERIOD/reg_out[8]
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.105     7.480 r  REG_PERIOD/carrier[15]_i_5/O
                         net (fo=1, routed)           0.361     7.840    REG_PERIOD/carrier[15]_i_5_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105     7.945 r  REG_PERIOD/carrier[15]_i_3/O
                         net (fo=18, routed)          0.817     8.762    CARR1/carrier1__14
    SLICE_X113Y65        LUT3 (Prop_lut3_I1_O)        0.105     8.867 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          1.096     9.963    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y60        FDCE                                         r  CARR1/carrier_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[6]_C/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  REG_CARR/reg_out_reg[6]_C/Q
                         net (fo=1, routed)           0.086     0.227    REG_CARR/reg_out_reg[6]_C_n_0
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.045     0.272 r  REG_CARR/carrier[6]_i_1/O
                         net (fo=1, routed)           0.000     0.272    CARR1/D[6]
    SLICE_X111Y60        FDCE                                         r  CARR1/carrier_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CARR1/carrier_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.269%)  route 0.086ns (29.731%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        LDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[1]_LDC/G
    SLICE_X110Y53        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG_CARR/reg_out_reg[1]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    REG_CARR/reg_out_reg[1]_LDC_n_0
    SLICE_X111Y53        LUT6 (Prop_lut6_I2_O)        0.045     0.289 r  REG_CARR/carrier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    CARR1/D[1]
    SLICE_X111Y53        FDCE                                         r  CARR1/carrier_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CARR1/carrier_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.203ns (65.301%)  route 0.108ns (34.699%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        LDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[8]_LDC/G
    SLICE_X111Y62        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG_CARR/reg_out_reg[8]_LDC/Q
                         net (fo=1, routed)           0.108     0.266    REG_CARR/reg_out_reg[8]_LDC_n_0
    SLICE_X111Y60        LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  REG_CARR/carrier[8]_i_1/O
                         net (fo=1, routed)           0.000     0.311    CARR1/D[8]
    SLICE_X111Y60        FDCE                                         r  CARR1/carrier_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.866%)  route 0.104ns (33.134%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[12]_C/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  REG_CARR/reg_out_reg[12]_C/Q
                         net (fo=1, routed)           0.104     0.268    REG_CARR/reg_out_reg[12]_C_n_0
    SLICE_X113Y65        LUT6 (Prop_lut6_I1_O)        0.045     0.313 r  REG_CARR/carrier[12]_i_1/O
                         net (fo=1, routed)           0.000     0.313    CARR1/D[12]
    SLICE_X113Y65        FDCE                                         r  CARR1/carrier_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/state_carrier_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  CARR1/state_carrier_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/state_carrier_reg/Q
                         net (fo=19, routed)          0.140     0.281    REG_PERIOD/state_carrier
    SLICE_X113Y62        LUT5 (Prop_lut5_I4_O)        0.045     0.326 r  REG_PERIOD/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     0.326    CARR1/state_carrier_reg_16
    SLICE_X113Y62        FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[13]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[13]_C/C
    SLICE_X112Y63        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  REG_CARR/reg_out_reg[13]_C/Q
                         net (fo=1, routed)           0.134     0.298    REG_CARR/reg_out_reg[13]_C_n_0
    SLICE_X113Y63        LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  REG_CARR/carrier[13]_i_1/O
                         net (fo=1, routed)           0.000     0.343    CARR1/D[13]
    SLICE_X113Y63        FDCE                                         r  CARR1/carrier_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[14]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.567%)  route 0.142ns (40.433%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[14]_C/C
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  REG_CARR/reg_out_reg[14]_C/Q
                         net (fo=1, routed)           0.142     0.306    REG_CARR/reg_out_reg[14]_C_n_0
    SLICE_X113Y65        LUT6 (Prop_lut6_I1_O)        0.045     0.351 r  REG_CARR/carrier[14]_i_1/O
                         net (fo=1, routed)           0.000     0.351    CARR1/D[14]
    SLICE_X113Y65        FDCE                                         r  CARR1/carrier_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.945%)  route 0.146ns (41.055%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDCE                         0.000     0.000 r  REG_CARR/reg_out_reg[5]_C/C
    SLICE_X112Y55        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  REG_CARR/reg_out_reg[5]_C/Q
                         net (fo=1, routed)           0.146     0.310    REG_CARR/reg_out_reg[5]_C_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  REG_CARR/carrier[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    CARR1/D[5]
    SLICE_X112Y56        FDCE                                         r  CARR1/carrier_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMCLK/pwm_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMCLK/pwm_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE                         0.000     0.000 r  PWMCLK/pwm_clk_reg/C
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMCLK/pwm_clk_reg/Q
                         net (fo=2, routed)           0.169     0.310    PWMCLK/pwm_clk
    SLICE_X109Y53        LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  PWMCLK/pwm_clk_i_1/O
                         net (fo=1, routed)           0.000     0.355    PWMCLK/pwm_clk_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  PWMCLK/pwm_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[10]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            CARR1/carrier_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.019%)  route 0.179ns (48.981%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDPE                         0.000     0.000 r  REG_CARR/reg_out_reg[10]_P/C
    SLICE_X113Y60        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  REG_CARR/reg_out_reg[10]_P/Q
                         net (fo=1, routed)           0.179     0.320    REG_CARR/reg_out_reg[10]_P_n_0
    SLICE_X111Y60        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  REG_CARR/carrier[10]_i_1/O
                         net (fo=1, routed)           0.000     0.365    CARR1/D[10]
    SLICE_X111Y60        FDCE                                         r  CARR1/carrier_reg[10]/D
  -------------------------------------------------------------------    -------------------





