
C:\Users\Admin\Downloads\btl\final\solution1\sim\verilog>set PATH= 

C:\Users\Admin\Downloads\btl\final\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_conv2D_top glbl -prj conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s conv2D  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2D_top glbl -prj conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2D 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem0_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem1_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem2_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_mul_32s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_mul_32s_32s_32_4_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv2D_conv2D_AXILiteS_s_axi
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_thrott...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_write(...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_read(N...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi(CONSER...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_thrott...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_write(...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_read(N...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi(CONSER...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_thrott...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_write(...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_read(N...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi(CONSER...
Compiling module xil_defaultlib.conv2D_conv2D_mul_32s_32s_32_4_1...
Compiling module xil_defaultlib.conv2D_conv2D_mul_32s_32s_32_4_1...
Compiling module xil_defaultlib.conv2D_conv2D
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_conv2D_top
Compiling module work.glbl
Built simulation snapshot conv2D

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/xsim.dir/conv2D/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 10:00:51 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv2D/xsim_script.tcl
# xsim {conv2D} -autoloadwcfg -tclbatch {conv2D.tcl}
Vivado Simulator 2018.3
