<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='368' ll='370' type='bool llvm::CodeGenRegisterClass::hasSubClass(const llvm::CodeGenRegisterClass * RC) const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='359'>// Returns true if RC is a subclass.
    // RC is a sub-class of this class if it is a valid replacement for any
    // instruction operand where a register of this classis required. It must
    // satisfy these conditions:
    //
    // 1. All RC registers are also in this.
    // 2. The RC spill size must not be smaller than our spill size.
    // 3. RC spill alignment must be compatible with ours.
    //</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.cpp' l='556' u='c' c='_ZN4llvm16CodeGenInstAlias15tryAliasOpMatchEPNS_7DagInitEjPNS_6RecordEbNS_8ArrayRefINS_5SMLocEEERNS_13CodeGenTargetERNS0_13ResultOperandE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2342' u='c' c='_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2350' u='c' c='_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/FastISelEmitter.cpp' l='283' u='c' c='_ZN12_GLOBAL__N_117OperandsSignature10initializeEPN4llvm15TreePatternNodeERKNS1_13CodeGenTargetENS1_3MVT15SimpleValueTypeERNS_15ImmPredicateSetEPKNS1_4179803'/>
<use f='llvm/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp' l='157' u='c' c='_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='188' u='c' c='_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE'/>
