\subsection{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/\+R\+E\+A\+D\+ME.md}

\begin{DoxyCode}
00001 # LimeSDR-USB FPGA gateware
00002 
00003 This repository contains the FPGA gateware project for the [USB 3.0
       LimeSDR](https://github.com/myriadrf/LimeSDR-USB) board.
00004 
00005 The gateware can be built with the free version of the Altera Quartus tools.
00006 
00007 ## Branches
00008 
00009 This repository contains the following hardware-specific branches:
00010 
00011 * master:
00012   * Compiled gateware file for Hardware Revision 1v4 is output\_files/LimeSDR-USB\_lms7\_trx\_HW\_1.4.rbf.
00013   
00014 * HW\_v1.3-v1.0:
00015   * Compiled gateware file for Hardware Revision 1v3 is output\_files/LimeSDR-USB\_lms7\_trx\_HW\_1.3.rbf.
00016   * Compiled gateware file for Hardware Revision 1v2 is output\_files/LimeSDR-USB\_lms7\_trx\_HW\_1.2.rbf.
00017   * Compiled gateware file for Hardware Revision 1v1 is output\_files/LimeSDR-USB\_lms7\_trx\_HW\_1.1.rbf.
00018   * Compiled gateware file for Hardware Revision 1v0 is output\_files/LimeSDR-USB\_lms7\_trx\_HW\_1.0.rbf.
00019 
00020 ## Licensing
00021 
00022 Please see the COPYING file(s). However, please note that the license terms stated do not extend to
       any files provided with the Altera design tools and see the relevant files for the associated terms and
       conditions.
\end{DoxyCode}
