Analysis & Synthesis report for PFC
Mon Sep 13 08:34:55 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Source assignments for moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated|altsyncram_eh81:altsyncram2
 20. Parameter Settings for User Entity Instance: PLL:PLL_1|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: modulador:PWM1|hrpwm:pwmA
 22. Parameter Settings for User Entity Instance: modulador:PWM1|hrpwm:pwmB
 23. Parameter Settings for User Entity Instance: ADC:ADC_kit
 24. Parameter Settings for User Entity Instance: ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x
 25. Parameter Settings for User Entity Instance: ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x
 26. Parameter Settings for User Entity Instance: ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x
 27. Parameter Settings for User Entity Instance: downsample:down_sample
 28. Parameter Settings for User Entity Instance: moving_average:maIin
 29. Parameter Settings for User Entity Instance: moving_average:maVout
 30. Parameter Settings for User Entity Instance: moving_average:maVin
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. Parameter Settings for Inferred Entity Instance: moving_average:maIin|altshift_taps:p_moving_average_rtl_0
 33. Parameter Settings for Inferred Entity Instance: PROTECAO:PROTECAO_KIT|lpm_mult:Mult2
 34. Parameter Settings for Inferred Entity Instance: PROTECAO:PROTECAO_KIT|lpm_mult:Mult0
 35. Parameter Settings for Inferred Entity Instance: modulador:PWM1|lpm_mult:Mult0
 36. Parameter Settings for Inferred Entity Instance: AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4
 37. Parameter Settings for Inferred Entity Instance: AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5
 38. Parameter Settings for Inferred Entity Instance: AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3
 39. altpll Parameter Settings by Entity Instance
 40. altshift_taps Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "PROTECAO:PROTECAO_KIT"
 43. Port Connectivity Checks: "moving_average:maVin"
 44. Port Connectivity Checks: "moving_average:maVout"
 45. Port Connectivity Checks: "moving_average:maIin"
 46. Port Connectivity Checks: "downsample:down_sample"
 47. Port Connectivity Checks: "ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x"
 48. Port Connectivity Checks: "ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x"
 49. Port Connectivity Checks: "ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x"
 50. Port Connectivity Checks: "ADC:ADC_kit"
 51. Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmB|SRLATCH:srlatch_pwm"
 52. Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmB"
 53. Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmA|SRLATCH:srlatch_pwm"
 54. Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmA"
 55. Port Connectivity Checks: "modulador:PWM1"
 56. Port Connectivity Checks: "STARTKIT:COMP1"
 57. Port Connectivity Checks: "PLL:PLL_1"
 58. Signal Tap Logic Analyzer Settings
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Connections to In-System Debugging Instance "auto_signaltap_0"
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 13 08:34:55 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; PFC                                         ;
; Top-level Entity Name              ; PFC                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,902                                       ;
;     Total combinational functions  ; 1,719                                       ;
;     Dedicated logic registers      ; 1,924                                       ;
; Total registers                    ; 1924                                        ;
; Total pins                         ; 78                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 180,728                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; PFC                ; PFC                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; VHDL/AUTOCONTROLEv2.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd                                            ;             ;
; VHDL/STARTKIT.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd                                                  ;             ;
; VHDL/HRPWM/SRLATCH.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd                                             ;             ;
; VHDL/HRPWM/modulador.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd                                           ;             ;
; VHDL/HRPWM/hrpwm.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd                                               ;             ;
; VHDL/spi_controller.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd                                            ;             ;
; VHDL/PROTECAO.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd                                                  ;             ;
; VHDL/moving_average.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd                                            ;             ;
; VHDL/downsample.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd                                                ;             ;
; VHDL/ADC.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd                                                       ;             ;
; PFC.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd                                                            ;             ;
; VHDL/PLL/PLL.vhd                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd                                                   ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                            ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;             ;
; db/altsyncram_ib24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_ib24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                 ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                              ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                      ;             ;
; db/cntr_rgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_rgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                  ; altera_sld  ;
; db/ip/sldaeb0afb8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                             ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                            ;             ;
; db/shift_taps_28m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/shift_taps_28m.tdf                                              ;             ;
; db/altsyncram_eh81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_eh81.tdf                                             ;             ;
; db/cntr_qqf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_qqf.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_qgc.tdf                                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                 ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                 ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                                 ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                  ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                 ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                                  ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                 ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                               ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                             ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                           ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                  ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                 ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                              ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                  ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                 ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                      ;             ;
; db/add_sub_2jh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_2jh.tdf                                                 ;             ;
; db/add_sub_88h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_88h.tdf                                                 ;             ;
; db/add_sub_dkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_dkh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                                 ;             ;
; db/add_sub_j9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_j9h.tdf                                                 ;             ;
; db/add_sub_hkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_hkh.tdf                                                 ;             ;
; db/mult_m9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_m9t.tdf                                                    ;             ;
; db/mult_g9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_g9t.tdf                                                    ;             ;
; db/mult_q9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_q9t.tdf                                                    ;             ;
; db/mult_n9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_n9t.tdf                                                    ;             ;
; db/mult_r9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_r9t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,902                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 1719                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 555                                                                          ;
;     -- 3 input functions                    ; 665                                                                          ;
;     -- <=2 input functions                  ; 499                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 1008                                                                         ;
;     -- arithmetic mode                      ; 711                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 1924                                                                         ;
;     -- Dedicated logic registers            ; 1924                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 78                                                                           ;
; Total memory bits                           ; 180728                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 12                                                                           ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:PLL_1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1166                                                                         ;
; Total fan-out                               ; 13360                                                                        ;
; Average fan-out                             ; 3.37                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PFC                                                                                                                                    ; 1719 (1)            ; 1924 (2)                  ; 180728      ; 12           ; 0       ; 6         ; 78   ; 0            ; |PFC                                                                                                                                                                                                                                                                                                                                            ; PFC                               ; work         ;
;    |ADC:ADC_kit|                                                                                                                        ; 97 (0)              ; 117 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|ADC:ADC_kit                                                                                                                                                                                                                                                                                                                                ; ADC                               ; work         ;
;       |spi_controller:\ADC_gen:0:ADC_x|                                                                                                 ; 92 (92)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x                                                                                                                                                                                                                                                                                                ; spi_controller                    ; work         ;
;       |spi_controller:\ADC_gen:1:ADC_x|                                                                                                 ; 5 (5)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x                                                                                                                                                                                                                                                                                                ; spi_controller                    ; work         ;
;       |spi_controller:\ADC_gen:2:ADC_x|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x                                                                                                                                                                                                                                                                                                ; spi_controller                    ; work         ;
;    |AUTOCONTROLEv2:CONTROLE|                                                                                                            ; 425 (376)           ; 104 (104)                 ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE                                                                                                                                                                                                                                                                                                                    ; AUTOCONTROLEv2                    ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 17 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |mult_g9t:auto_generated|                                                                                                      ; 17 (17)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3|mult_g9t:auto_generated                                                                                                                                                                                                                                                                             ; mult_g9t                          ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |mult_m9t:auto_generated|                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4|mult_m9t:auto_generated                                                                                                                                                                                                                                                                             ; mult_m9t                          ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |mult_m9t:auto_generated|                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PFC|AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5|mult_m9t:auto_generated                                                                                                                                                                                                                                                                             ; mult_m9t                          ; work         ;
;    |PLL:PLL_1|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PLL:PLL_1                                                                                                                                                                                                                                                                                                                                  ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PLL:PLL_1|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PLL:PLL_1|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                ; PLL_altpll                        ; work         ;
;    |PROTECAO:PROTECAO_KIT|                                                                                                              ; 123 (32)            ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT                                                                                                                                                                                                                                                                                                                      ; PROTECAO                          ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 41 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                    ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                    ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                   |add_sub_j9h:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                                    ; add_sub_j9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                      |add_sub_hkh:auto_generated|                                                                                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                               ; add_sub_hkh                       ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 50 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                    ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                    ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                   |add_sub_88h:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_88h:auto_generated                                                                                                                                                                                                                    ; add_sub_88h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                   |add_sub_2jh:auto_generated|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2jh:auto_generated                                                                                                                                                                                                                    ; add_sub_2jh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                      |add_sub_dkh:auto_generated|                                                                                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                                                                               ; add_sub_dkh                       ; work         ;
;    |STARTKIT:COMP1|                                                                                                                     ; 57 (57)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|STARTKIT:COMP1                                                                                                                                                                                                                                                                                                                             ; STARTKIT                          ; work         ;
;    |modulador:PWM1|                                                                                                                     ; 137 (3)             ; 64 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1                                                                                                                                                                                                                                                                                                                             ; modulador                         ; work         ;
;       |hrpwm:pwmA|                                                                                                                      ; 78 (76)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|hrpwm:pwmA                                                                                                                                                                                                                                                                                                                  ; hrpwm                             ; work         ;
;          |SRLATCH:srlatch_pwm|                                                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|hrpwm:pwmA|SRLATCH:srlatch_pwm                                                                                                                                                                                                                                                                                              ; SRLATCH                           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 56 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_j9h:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                                           ; add_sub_j9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_hkh:auto_generated|                                                                                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|modulador:PWM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                                      ; add_sub_hkh                       ; work         ;
;    |moving_average:maIin|                                                                                                               ; 44 (34)             ; 34 (30)                   ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maIin                                                                                                                                                                                                                                                                                                                       ; moving_average                    ; work         ;
;       |altshift_taps:p_moving_average_rtl_0|                                                                                            ; 10 (0)              ; 4 (0)                     ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maIin|altshift_taps:p_moving_average_rtl_0                                                                                                                                                                                                                                                                                  ; altshift_taps                     ; work         ;
;          |shift_taps_28m:auto_generated|                                                                                                ; 10 (0)              ; 4 (0)                     ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated                                                                                                                                                                                                                                                    ; shift_taps_28m                    ; work         ;
;             |altsyncram_eh81:altsyncram2|                                                                                               ; 0 (0)               ; 0 (0)                     ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated|altsyncram_eh81:altsyncram2                                                                                                                                                                                                                        ; altsyncram_eh81                   ; work         ;
;             |cntr_qqf:cntr1|                                                                                                            ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated|cntr_qqf:cntr1                                                                                                                                                                                                                                     ; cntr_qqf                          ; work         ;
;                |cmpr_qgc:cmpr4|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr4                                                                                                                                                                                                                      ; cmpr_qgc                          ; work         ;
;    |moving_average:maVin|                                                                                                               ; 32 (32)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maVin                                                                                                                                                                                                                                                                                                                       ; moving_average                    ; work         ;
;    |moving_average:maVout|                                                                                                              ; 32 (32)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|moving_average:maVout                                                                                                                                                                                                                                                                                                                      ; moving_average                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 644 (2)             ; 1407 (176)                ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 642 (0)             ; 1231 (0)                  ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 642 (88)            ; 1231 (434)                ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ib24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated                                                                                                                                                 ; altsyncram_ib24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 207 (1)             ; 456 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 176 (0)             ; 440 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 264 (264)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 176 (0)             ; 176 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 30 (30)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 174 (10)            ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_rgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rgi:auto_generated                                                             ; cntr_rgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 88 (88)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PFC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated|altsyncram_eh81:altsyncram2|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 14           ; 36           ; 14           ; 36           ; 504    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 88           ; 2048         ; 88           ; 180224 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 3           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |PFC|PLL:PLL_1                                                                                                                                                                                                                                                           ; VHDL/PLL/PLL.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; modulador:PWM1|hrpwm:pwmA|SRLATCH:srlatch_pwm|Q~0      ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                     ;
+------------------------------------------------------------------+------------------------------------------------------------------------+
; moving_average:maVin|p_moving_average[0][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[1][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[2][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[3][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[4][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[5][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[6][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[7][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[8][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[9][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[10][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[11][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[12][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[13][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[14][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVin|p_moving_average[15][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[0][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[1][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[2][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[3][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[4][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[5][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[6][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[7][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[8][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[9][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[10][12]                   ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[11][12]                   ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[12][12]                   ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[13][12]                   ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[14][12]                   ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maVout|p_moving_average[15][12]                   ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[0][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[1][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[2][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[3][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[4][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[5][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[6][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[7][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[8][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[9][12]                     ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[10][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[11][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[12][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[13][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[14][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; moving_average:maIin|p_moving_average[15][12]                    ; Stuck at GND due to stuck port data_in                                 ;
; AUTOCONTROLEv2:CONTROLE|feed_0[1,2]                              ; Stuck at GND due to stuck port data_in                                 ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_ratio[2..30]     ; Stuck at GND due to stuck port data_in                                 ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_ratio[2..30]     ; Stuck at GND due to stuck port data_in                                 ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[2..30]     ; Stuck at GND due to stuck port data_in                                 ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|last_bit_rx[2]       ; Stuck at GND due to stuck port data_in                                 ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|last_bit_rx[2]       ; Stuck at GND due to stuck port data_in                                 ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|last_bit_rx[2]       ; Stuck at GND due to stuck port data_in                                 ;
; PROTECAO:PROTECAO_KIT|ENABLEN                                    ; Merged with PROTECAO:PROTECAO_KIT|ENABLEP                              ;
; STARTKIT:COMP1|PWM[1..3]                                         ; Merged with STARTKIT:COMP1|PWM[0]                                      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|cs                   ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|cs             ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|cs                   ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|cs             ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_toggles[1]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[1] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_toggles[1]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[1] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_toggles[4]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[4] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_toggles[4]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[4] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_toggles[3]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[3] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_toggles[3]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[3] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_toggles[2]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[2] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_toggles[2]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[2] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_toggles[0]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[0] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_toggles[0]       ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[0] ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[31]        ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[0]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_ratio[0,31]      ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[0]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_ratio[0,31]      ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[0]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[30]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[30]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[30]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[30]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[29]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[29]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[29]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[29]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[28]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[28]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[28]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[28]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[27]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[27]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[27]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[27]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[26]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[26]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[26]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[26]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[25]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[25]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[25]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[25]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[24]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[24]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[24]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[24]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[23]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[23]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[23]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[23]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[22]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[22]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[22]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[22]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[21]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[21]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[21]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[21]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[20]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[20]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[20]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[20]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[19]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[19]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[19]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[19]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[18]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[18]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[18]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[18]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[17]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[17]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[17]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[17]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[16]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[16]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[16]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[16]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[15]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[15]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[15]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[15]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[14]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[14]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[14]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[14]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[13]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[13]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[13]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[13]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[12]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[12]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[12]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[12]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[11]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[11]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[11]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[11]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[10]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[10]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[10]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[10]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[9]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[9]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[9]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[9]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[8]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[8]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[8]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[8]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[7]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[7]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[7]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[7]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[6]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[6]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[6]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[6]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[5]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[5]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[5]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[5]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[4]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[4]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[4]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[4]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[3]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[3]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[3]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[3]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[2]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[2]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[2]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[2]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|last_bit_rx[0,1,3,4] ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[1]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|clk_ratio[1]         ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[1]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|last_bit_rx[0,1,3,4] ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[1]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|clk_ratio[1]         ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[1]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|last_bit_rx[0,1,3,4] ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[1]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[31]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[31]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[31]            ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[31]      ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[1]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[1]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[1]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[1]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|count[0]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[0]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|count[0]             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[0]       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|state                ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|state          ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|state                ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|state          ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|busy                 ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|busy           ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|busy                 ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|busy           ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|assert_data          ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|assert_data    ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|assert_data          ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|assert_data    ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|continue             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|continue       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x|continue             ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|continue       ;
; modulador:PWM1|hrpwm:pwmA|shadow[6..9,11..31]                    ; Merged with modulador:PWM1|hrpwm:pwmA|shadow[10]                       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|continue             ; Stuck at GND due to stuck port data_in                                 ;
; STARTKIT:COMP1|PORTADORA[0]                                      ; Merged with STARTKIT:COMP1|COUNTER[0]                                  ;
; STARTKIT:COMP1|PORTADORA[1]                                      ; Merged with STARTKIT:COMP1|COUNTER[1]                                  ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[1]         ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[0]   ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|state                ; Merged with ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|busy           ;
; STARTKIT:COMP1|PORTADORA[2]                                      ; Merged with STARTKIT:COMP1|COUNTER[2]                                  ;
; STARTKIT:COMP1|PORTADORA[3]                                      ; Merged with STARTKIT:COMP1|COUNTER[3]                                  ;
; STARTKIT:COMP1|PORTADORA[4]                                      ; Merged with STARTKIT:COMP1|COUNTER[4]                                  ;
; STARTKIT:COMP1|PORTADORA[5]                                      ; Merged with STARTKIT:COMP1|COUNTER[5]                                  ;
; STARTKIT:COMP1|PORTADORA[6]                                      ; Merged with STARTKIT:COMP1|COUNTER[6]                                  ;
; STARTKIT:COMP1|PORTADORA[7]                                      ; Merged with STARTKIT:COMP1|COUNTER[7]                                  ;
; STARTKIT:COMP1|PORTADORA[8]                                      ; Merged with STARTKIT:COMP1|COUNTER[8]                                  ;
; STARTKIT:COMP1|PORTADORA[9]                                      ; Merged with STARTKIT:COMP1|COUNTER[9]                                  ;
; STARTKIT:COMP1|PORTADORA[10]                                     ; Merged with STARTKIT:COMP1|COUNTER[10]                                 ;
; STARTKIT:COMP1|PORTADORA[11]                                     ; Merged with STARTKIT:COMP1|COUNTER[11]                                 ;
; moving_average:maVout|r_acc[16]                                  ; Lost fanout                                                            ;
; moving_average:maVin|r_acc[16]                                   ; Lost fanout                                                            ;
; Total Number of Removed Registers = 289                          ;                                                                        ;
+------------------------------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+-----------------------------------------------------------+---------------------------+------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register               ;
+-----------------------------------------------------------+---------------------------+------------------------------------------------------+
; moving_average:maVin|p_moving_average[0][12]              ; Stuck at GND              ; moving_average:maVin|p_moving_average[1][12],        ;
;                                                           ; due to stuck port data_in ; moving_average:maVin|p_moving_average[2][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[3][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[4][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[5][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[6][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[7][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[8][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[9][12],        ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[10][12],       ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[11][12],       ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[12][12],       ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[13][12],       ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[14][12],       ;
;                                                           ;                           ; moving_average:maVin|p_moving_average[15][12]        ;
; moving_average:maVout|p_moving_average[0][12]             ; Stuck at GND              ; moving_average:maVout|p_moving_average[1][12],       ;
;                                                           ; due to stuck port data_in ; moving_average:maVout|p_moving_average[2][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[3][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[4][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[5][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[6][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[7][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[8][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[9][12],       ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[10][12],      ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[11][12],      ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[12][12],      ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[13][12],      ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[14][12],      ;
;                                                           ;                           ; moving_average:maVout|p_moving_average[15][12]       ;
; moving_average:maIin|p_moving_average[0][12]              ; Stuck at GND              ; moving_average:maIin|p_moving_average[1][12],        ;
;                                                           ; due to stuck port data_in ; moving_average:maIin|p_moving_average[2][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[3][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[4][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[5][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[6][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[7][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[8][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[9][12],        ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[10][12],       ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[11][12],       ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[12][12],       ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[13][12],       ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[14][12],       ;
;                                                           ;                           ; moving_average:maIin|p_moving_average[15][12]        ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[30] ; Stuck at GND              ; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|continue ;
;                                                           ; due to stuck port data_in ;                                                      ;
+-----------------------------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1924  ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 596   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 822   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_ratio[0]                                                                                                                                                                                                                                                                        ; 3       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[0]                                                                                                                                                                                                                                                                            ; 2       ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[31]                                                                                                                                                                                                                                                                           ; 2       ;
; AUTOCONTROLEv2:CONTROLE|feed_0[0]                                                                                                                                                                                                                                                                                               ; 1       ;
; AUTOCONTROLEv2:CONTROLE|feed_0[31]                                                                                                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                    ;
+------------------------------------------------------+---------------------------------------------+------------+
; Register Name                                        ; Megafunction                                ; Type       ;
+------------------------------------------------------+---------------------------------------------+------------+
; moving_average:maIin|p_moving_average[0..15][0..11]  ; moving_average:maIin|p_moving_average_rtl_0 ; SHIFT_TAPS ;
; moving_average:maVout|p_moving_average[0..15][0..11] ; moving_average:maIin|p_moving_average_rtl_0 ; SHIFT_TAPS ;
; moving_average:maVin|p_moving_average[0..15][0..11]  ; moving_average:maIin|p_moving_average_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PFC|ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|clk_toggles[4] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |PFC|ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[24]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PFC|ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|count[0]       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |PFC|AUTOCONTROLEv2:CONTROLE|Y_sat[7]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |PFC|modulador:PWM1|hrpwm:pwmA|Mux0                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for moving_average:maIin|altshift_taps:p_moving_average_rtl_0|shift_taps_28m:auto_generated|altsyncram_eh81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_1|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 24                    ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 24                    ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 24                    ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 24                    ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 7813                  ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 5208                  ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 2604                  ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulador:PWM1|hrpwm:pwmA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; vp             ; 63    ; Signed Integer                                ;
; offset         ; 0     ; Signed Integer                                ;
; n              ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulador:PWM1|hrpwm:pwmB ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; vp             ; 63    ; Signed Integer                                ;
; offset         ; -63   ; Signed Integer                                ;
; n              ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:ADC_kit ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; adcs           ; 3     ; Signed Integer                  ;
; adc_width      ; 12    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; d_width        ; 14    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; d_width        ; 14    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; d_width        ; 14    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: downsample:down_sample ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; clock_freq     ; 48000000 ; Signed Integer                          ;
; adc_freq       ; 750000   ; Signed Integer                          ;
; downsample     ; 8        ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_average:maIin ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; g_nbit         ; 13    ; Signed Integer                           ;
; g_avg_len_log  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_average:maVout ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; g_nbit         ; 13    ; Signed Integer                            ;
; g_avg_len_log  ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_average:maVin ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; g_nbit         ; 13    ; Signed Integer                           ;
; g_avg_len_log  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 88                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 88                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 289                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 88                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moving_average:maIin|altshift_taps:p_moving_average_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                     ;
+----------------+----------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                  ;
; TAP_DISTANCE   ; 16             ; Untyped                                                                  ;
; WIDTH          ; 36             ; Untyped                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                  ;
; CBXI_PARAMETER ; shift_taps_28m ; Untyped                                                                  ;
+----------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PROTECAO:PROTECAO_KIT|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 13           ; Untyped               ;
; LPM_WIDTHB                                     ; 5            ; Untyped               ;
; LPM_WIDTHP                                     ; 18           ; Untyped               ;
; LPM_WIDTHR                                     ; 18           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PROTECAO:PROTECAO_KIT|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 12           ; Untyped               ;
; LPM_WIDTHB                                     ; 9            ; Untyped               ;
; LPM_WIDTHP                                     ; 21           ; Untyped               ;
; LPM_WIDTHR                                     ; 21           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulador:PWM1|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 21           ; Untyped             ;
; LPM_WIDTHR                                     ; 21           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 13           ; Untyped                 ;
; LPM_WIDTHB                                     ; 32           ; Untyped                 ;
; LPM_WIDTHP                                     ; 45           ; Untyped                 ;
; LPM_WIDTHR                                     ; 45           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_m9t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 13           ; Untyped                 ;
; LPM_WIDTHB                                     ; 32           ; Untyped                 ;
; LPM_WIDTHP                                     ; 45           ; Untyped                 ;
; LPM_WIDTHR                                     ; 45           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_m9t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 21           ; Untyped                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                 ;
; LPM_WIDTHP                                     ; 33           ; Untyped                 ;
; LPM_WIDTHR                                     ; 33           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_g9t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:PLL_1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                    ;
+----------------------------+-----------------------------------------------------------+
; Name                       ; Value                                                     ;
+----------------------------+-----------------------------------------------------------+
; Number of entity instances ; 1                                                         ;
; Entity Instance            ; moving_average:maIin|altshift_taps:p_moving_average_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                         ;
;     -- TAP_DISTANCE        ; 16                                                        ;
;     -- WIDTH               ; 36                                                        ;
+----------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 6                                      ;
; Entity Instance                       ; PROTECAO:PROTECAO_KIT|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 13                                     ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 18                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                    ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; PROTECAO:PROTECAO_KIT|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 12                                     ;
;     -- LPM_WIDTHB                     ; 9                                      ;
;     -- LPM_WIDTHP                     ; 21                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                    ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; modulador:PWM1|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 12                                     ;
;     -- LPM_WIDTHB                     ; 9                                      ;
;     -- LPM_WIDTHP                     ; 21                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                    ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 13                                     ;
;     -- LPM_WIDTHB                     ; 32                                     ;
;     -- LPM_WIDTHP                     ; 45                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 13                                     ;
;     -- LPM_WIDTHB                     ; 32                                     ;
;     -- LPM_WIDTHP                     ; 45                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 21                                     ;
;     -- LPM_WIDTHB                     ; 12                                     ;
;     -- LPM_WIDTHP                     ; 33                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                    ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PROTECAO:PROTECAO_KIT"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; corrente_max ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moving_average:maVin"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_rstb     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_data[12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moving_average:maVout"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_rstb     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_data[12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moving_average:maIin"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_rstb     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_data[12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "downsample:down_sample"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; iin_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vin_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vout_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:ADC_kit|spi_controller:\ADC_gen:2:ADC_x"                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpol            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cpha            ; Input  ; Info     ; Stuck at GND                                                                        ;
; cont            ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_data         ; Input  ; Info     ; Stuck at GND                                                                        ;
; sck             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data[13..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x"                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpol            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cpha            ; Input  ; Info     ; Stuck at GND                                                                        ;
; cont            ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_data         ; Input  ; Info     ; Stuck at GND                                                                        ;
; sck             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data[13..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x"                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpol            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cpha            ; Input  ; Info     ; Stuck at GND                                                                        ;
; cont            ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_data         ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdo             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data[13..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ADC:ADC_kit"          ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; rst            ; Input ; Info     ; Stuck at GND ;
; clk_div[31..2] ; Input ; Info     ; Stuck at GND ;
; clk_div[1]     ; Input ; Info     ; Stuck at VCC ;
; clk_div[0]     ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmB|SRLATCH:srlatch_pwm"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmB"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; trigger ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hrpwm   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmA|SRLATCH:srlatch_pwm"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulador:PWM1|hrpwm:pwmA"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pwm  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "modulador:PWM1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; rst  ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "STARTKIT:COMP1"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rgb    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; buzzer ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_1"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 88                  ; 88               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 426                         ;
;     CLR               ; 37                          ;
;     ENA               ; 191                         ;
;     ENA CLR           ; 42                          ;
;     ENA SCLR          ; 5                           ;
;     SLD               ; 1                           ;
;     plain             ; 150                         ;
; cycloneiii_io_obuf    ; 25                          ;
; cycloneiii_lcell_comb ; 949                         ;
;     arith             ; 618                         ;
;         2 data inputs ; 216                         ;
;         3 data inputs ; 402                         ;
;     normal            ; 331                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 193                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 16.20                       ;
; Average LUT depth     ; 6.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                      ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; Name                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; ADC:ADC_kit|enable                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|ADC_clk                                            ; N/A     ;
; ADC:ADC_kit|enable                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|ADC_clk                                            ; N/A     ;
; ADC:ADC_kit|enable_adc                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|enable_adc                                                       ; N/A     ;
; ADC:ADC_kit|enable_adc                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|enable_adc                                                       ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|cs            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|cs                               ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|cs            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|cs                               ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|sck           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|sck                              ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|sck           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x|sck                              ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[0]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[0]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[10]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[10]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[11]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[11]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[12]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[12]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[13]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[13]                    ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[1]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[1]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[2]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[2]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[3]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[3]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[4]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[4]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[5]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[5]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[6]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[6]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[7]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[7]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[8]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[8]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[9]                     ; N/A     ;
; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC:ADC_kit|spi_controller:\ADC_gen:1:ADC_x|rx_buffer[9]                     ; N/A     ;
; PLL:PLL_1|c0                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:PLL_1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[0]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[0]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[10]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[10]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[11]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[11]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[1]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[1]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[2]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[2]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[3]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[3]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[4]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[4]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[5]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[5]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[6]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[6]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[7]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[7]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[8]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[8]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[9]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|CORRENTE[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[9]                                               ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[0]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[0]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[10]                                             ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[10]                                             ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[11]                                             ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[11]                                             ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[1]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[1]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[2]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[2]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[3]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[3]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[4]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[4]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[5]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[5]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[6]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[6]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[7]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[7]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[8]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[8]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[9]                                              ; N/A     ;
; PROTECAO:PROTECAO_KIT|TENSAO[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maVout|o_data[9]                                              ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|ADC_clk                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|ADC_clk                                            ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|ADC_clk                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|ADC_clk                                            ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[0]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[0]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[10]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[10]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[11]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[11]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[12]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[12]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[13]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[13]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[14]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[14]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[15]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[15]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[16]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[16]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[17]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[17]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[18]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[18]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[19]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[19]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[1]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[1]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[20]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[20]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[21]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[21]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[22]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[22]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[23]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[23]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[24]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[24]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[25]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[25]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[26]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[26]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[27]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[27]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[28]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[28]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[29]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[29]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[2]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[2]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[30]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[30]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[31]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[31]                                        ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[3]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[3]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[4]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[4]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[5]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[5]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[6]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[6]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[7]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[7]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[8]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[8]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[9]                                         ; N/A     ;
; modulador:PWM1|hrpwm:pwmA|counter[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; modulador:PWM1|hrpwm:pwmA|counter[9]                                         ; N/A     ;
; moving_average:maIin|o_data[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[0]                                               ; N/A     ;
; moving_average:maIin|o_data[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[0]                                               ; N/A     ;
; moving_average:maIin|o_data[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[10]                                              ; N/A     ;
; moving_average:maIin|o_data[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[10]                                              ; N/A     ;
; moving_average:maIin|o_data[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[11]                                              ; N/A     ;
; moving_average:maIin|o_data[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[11]                                              ; N/A     ;
; moving_average:maIin|o_data[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[12]                                              ; N/A     ;
; moving_average:maIin|o_data[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[12]                                              ; N/A     ;
; moving_average:maIin|o_data[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[1]                                               ; N/A     ;
; moving_average:maIin|o_data[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[1]                                               ; N/A     ;
; moving_average:maIin|o_data[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[2]                                               ; N/A     ;
; moving_average:maIin|o_data[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[2]                                               ; N/A     ;
; moving_average:maIin|o_data[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[3]                                               ; N/A     ;
; moving_average:maIin|o_data[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[3]                                               ; N/A     ;
; moving_average:maIin|o_data[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[4]                                               ; N/A     ;
; moving_average:maIin|o_data[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[4]                                               ; N/A     ;
; moving_average:maIin|o_data[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[5]                                               ; N/A     ;
; moving_average:maIin|o_data[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[5]                                               ; N/A     ;
; moving_average:maIin|o_data[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[6]                                               ; N/A     ;
; moving_average:maIin|o_data[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[6]                                               ; N/A     ;
; moving_average:maIin|o_data[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[7]                                               ; N/A     ;
; moving_average:maIin|o_data[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[7]                                               ; N/A     ;
; moving_average:maIin|o_data[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[8]                                               ; N/A     ;
; moving_average:maIin|o_data[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[8]                                               ; N/A     ;
; moving_average:maIin|o_data[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[9]                                               ; N/A     ;
; moving_average:maIin|o_data[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; moving_average:maIin|o_data[9]                                               ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Sep 13 08:33:03 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PFC -c PFC
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/autocontrolev2.vhd
    Info (12022): Found design unit 1: AUTOCONTROLEv2-ARCH File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 17
    Info (12023): Found entity 1: AUTOCONTROLEv2 File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/startkit.vhd
    Info (12022): Found design unit 1: STARTKIT-COMPORTAMENTO File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd Line: 17
    Info (12023): Found entity 1: STARTKIT File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/hrpwm/srlatch.vhd
    Info (12022): Found design unit 1: SRLATCH-ARCH File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd Line: 11
    Info (12023): Found entity 1: SRLATCH File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/hrpwm/modulador.vhd
    Info (12022): Found design unit 1: modulador-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 43
    Info (12023): Found entity 1: modulador File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/hrpwm/hrpwm.vhd
    Info (12022): Found design unit 1: hrpwm-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd Line: 19
    Info (12023): Found entity 1: hrpwm File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd Line: 51
    Info (12023): Found entity 1: spi_controller File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/protecao.vhd
    Info (12022): Found design unit 1: PROTECAO-ARCH File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 24
    Info (12023): Found entity 1: PROTECAO File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/moving_average.vhd
    Info (12022): Found design unit 1: moving_average-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd Line: 18
    Info (12023): Found entity 1: moving_average File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/downsample.vhd
    Info (12022): Found design unit 1: downsample-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd Line: 40
    Info (12023): Found entity 1: downsample File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/autocontrole.vhd
    Info (12022): Found design unit 1: AUTOCONTROLE-ARCH File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLE.vhd Line: 17
    Info (12023): Found entity 1: AUTOCONTROLE File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/adc.vhd
    Info (12022): Found design unit 1: ADC-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd Line: 41
    Info (12023): Found entity 1: ADC File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file pfc.vhd
    Info (12022): Found design unit 1: PFC-COMPORTAMENTO File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 44
    Info (12023): Found entity 1: PFC File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pll/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd Line: 56
    Info (12023): Found entity 1: PLL File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd Line: 42
Info (12127): Elaborating entity "PFC" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at PFC.vhd(40): used implicit default value for signal "SAIDA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at PFC.vhd(179): object "ADC_VIN_DS" assigned a value but never read File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at PFC.vhd(179): object "ADC_IIN_DS" assigned a value but never read File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at PFC.vhd(179): object "ADC_VOUT_DS" assigned a value but never read File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at PFC.vhd(186): object "CORRENTE_MAX" assigned a value but never read File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 186
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_1" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 199
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_1|altpll:altpll_component" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd Line: 164
Info (12130): Elaborated megafunction instantiation "PLL:PLL_1|altpll:altpll_component" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd Line: 164
Info (12133): Instantiated megafunction "PLL:PLL_1|altpll:altpll_component" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd Line: 164
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "24"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "24"
    Info (12134): Parameter "clk1_phase_shift" = "2604"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "24"
    Info (12134): Parameter "clk2_phase_shift" = "5208"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "24"
    Info (12134): Parameter "clk3_phase_shift" = "7813"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_1|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "STARTKIT" for hierarchy "STARTKIT:COMP1" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 215
Warning (10631): VHDL Process Statement warning at STARTKIT.vhd(30): inferring latch(es) for signal or variable "RGB", which holds its previous value in one or more paths through the process File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd Line: 30
Info (10041): Inferred latch for "RGB[0]" at STARTKIT.vhd(30) File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd Line: 30
Info (10041): Inferred latch for "RGB[1]" at STARTKIT.vhd(30) File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd Line: 30
Info (10041): Inferred latch for "RGB[2]" at STARTKIT.vhd(30) File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd Line: 30
Info (12128): Elaborating entity "modulador" for hierarchy "modulador:PWM1" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 225
Warning (10036): Verilog HDL or VHDL warning at modulador.vhd(64): object "pwmN" assigned a value but never read File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 64
Info (12128): Elaborating entity "hrpwm" for hierarchy "modulador:PWM1|hrpwm:pwmA" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 68
Info (12128): Elaborating entity "SRLATCH" for hierarchy "modulador:PWM1|hrpwm:pwmA|SRLATCH:srlatch_pwm" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd Line: 44
Info (12128): Elaborating entity "hrpwm" for hierarchy "modulador:PWM1|hrpwm:pwmB" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 90
Info (12128): Elaborating entity "ADC" for hierarchy "ADC:ADC_kit" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 245
Info (12128): Elaborating entity "spi_controller" for hierarchy "ADC:ADC_kit|spi_controller:\ADC_gen:0:ADC_x" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd Line: 84
Info (12128): Elaborating entity "downsample" for hierarchy "downsample:down_sample" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 265
Info (12128): Elaborating entity "moving_average" for hierarchy "moving_average:maIin" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 283
Info (12128): Elaborating entity "PROTECAO" for hierarchy "PROTECAO:PROTECAO_KIT" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 318
Info (12128): Elaborating entity "AUTOCONTROLEv2" for hierarchy "AUTOCONTROLEv2:CONTROLE" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 337
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable "RECIPROCAL" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 2373
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ib24.tdf
    Info (12023): Found entity 1: altsyncram_ib24 File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_ib24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf
    Info (12023): Found entity 1: cntr_rgi File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_rgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_fgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.13.08:34:05 Progress: Loading sldaeb0afb8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "moving_average:maIin|p_moving_average_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 36
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PROTECAO:PROTECAO_KIT|Mult2" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 49
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PROTECAO:PROTECAO_KIT|Mult0" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 42
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulador:PWM1|Mult0" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 112
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AUTOCONTROLEv2:CONTROLE|Mult4" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 73
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AUTOCONTROLEv2:CONTROLE|Mult5" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 84
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AUTOCONTROLEv2:CONTROLE|Mult3" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "moving_average:maIin|altshift_taps:p_moving_average_rtl_0"
Info (12133): Instantiated megafunction "moving_average:maIin|altshift_taps:p_moving_average_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "36"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_28m.tdf
    Info (12023): Found entity 1: shift_taps_28m File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/shift_taps_28m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf
    Info (12023): Found entity 1: altsyncram_eh81 File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_eh81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf
    Info (12023): Found entity 1: cntr_qqf File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_qqf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_qgc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 49
Info (12133): Instantiated megafunction "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 49
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf
    Info (12023): Found entity 1: add_sub_2jh File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_2jh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf
    Info (12023): Found entity 1: add_sub_88h File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_88h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf
    Info (12023): Found entity 1: add_sub_dkh File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_dkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 42
Info (12133): Instantiated megafunction "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd Line: 42
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf
    Info (12023): Found entity 1: add_sub_j9h File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_j9h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf
    Info (12023): Found entity 1: add_sub_hkh File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_hkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "PROTECAO:PROTECAO_KIT|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "modulador:PWM1|lpm_mult:Mult0" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 112
Info (12133): Instantiated megafunction "modulador:PWM1|lpm_mult:Mult0" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd Line: 112
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 73
Info (12133): Instantiated megafunction "AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult4" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 73
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf
    Info (12023): Found entity 1: mult_m9t File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_m9t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 84
Info (12133): Instantiated megafunction "AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult5" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 84
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 69
Info (12133): Instantiated megafunction "AUTOCONTROLEv2:CONTROLE|lpm_mult:Mult3" with the following parameter: File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 69
    Info (12134): Parameter "LPM_WIDTHA" = "21"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_g9t.tdf
    Info (12023): Found entity 1: mult_g9t File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_g9t.tdf Line: 30
Info (13014): Ignored 136 buffer(s)
    Info (13019): Ignored 136 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[23]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[0]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[1]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[2]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[3]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[4]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[5]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[6]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[8]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[10]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[11]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[12]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[13]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[14]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[15]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[15]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13033): The pin "GPIO[16]" is fed by GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[9]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13010): Node "GPIO[17]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13010): Node "GPIO[18]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13010): Node "GPIO[19]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13010): Node "GPIO[20]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13010): Node "GPIO[23]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
    Warning (13010): Node "GPIO[24]~synth" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 39
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CS[0]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "CS[4]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "CS[5]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "CS[6]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "CS[7]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "CS[8]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "CS[9]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 35
    Warning (13410): Pin "ADCLK[1]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 37
    Warning (13410): Pin "SAIDA[0]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[1]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[2]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[3]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[4]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[5]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[6]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[7]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[8]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[9]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[10]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[11]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[12]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[13]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[14]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[15]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[16]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[17]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[18]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[19]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[20]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[21]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[22]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
    Warning (13410): Pin "SAIDA[23]" is stuck at GND File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 40
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register AUTOCONTROLEv2:CONTROLE|duty[0] will power up to Low File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 76
    Critical Warning (18010): Register AUTOCONTROLEv2:CONTROLE|INTEGRAL[0] will power up to Low File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 76
    Critical Warning (18010): Register AUTOCONTROLEv2:CONTROLE|INTEGRAL[31] will power up to Low File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd Line: 76
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BT[1]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 33
    Warning (15610): No output dependent on input pin "DATA[0]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
    Warning (15610): No output dependent on input pin "DATA[4]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
    Warning (15610): No output dependent on input pin "DATA[5]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
    Warning (15610): No output dependent on input pin "DATA[6]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
    Warning (15610): No output dependent on input pin "DATA[7]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
    Warning (15610): No output dependent on input pin "DATA[8]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
    Warning (15610): No output dependent on input pin "DATA[9]" File: C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd Line: 36
Info (21057): Implemented 3152 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 2932 logic cells
    Info (21064): Implemented 124 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Mon Sep 13 08:34:55 2021
    Info: Elapsed time: 00:01:52
    Info: Total CPU time (on all processors): 00:02:18


