--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml mycpu.twx mycpu.ncd -o mycpu.twr mycpu.pcf -ucf mycpu.ucf

Design file:              mycpu.ncd
Physical constraint file: mycpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    2.453(R)|   -0.717(R)|clk_BUFGP         |   0.000|
ram1Data<0> |    1.793(R)|    1.133(R)|clk_BUFGP         |   0.000|
ram1Data<1> |    1.305(R)|    0.482(R)|clk_BUFGP         |   0.000|
ram1Data<2> |    1.488(R)|    0.163(R)|clk_BUFGP         |   0.000|
ram1Data<3> |    2.453(R)|    0.160(R)|clk_BUFGP         |   0.000|
ram1Data<4> |    1.342(R)|    0.211(R)|clk_BUFGP         |   0.000|
ram1Data<5> |    1.248(R)|    0.300(R)|clk_BUFGP         |   0.000|
ram1Data<6> |    1.689(R)|   -0.039(R)|clk_BUFGP         |   0.000|
ram1Data<7> |    1.805(R)|    0.175(R)|clk_BUFGP         |   0.000|
ram1Data<8> |    1.690(R)|    0.392(R)|clk_BUFGP         |   0.000|
ram1Data<9> |    1.282(R)|    0.364(R)|clk_BUFGP         |   0.000|
ram1Data<10>|    1.404(R)|    0.197(R)|clk_BUFGP         |   0.000|
ram1Data<11>|    2.064(R)|    0.124(R)|clk_BUFGP         |   0.000|
ram1Data<12>|    1.055(R)|    0.674(R)|clk_BUFGP         |   0.000|
ram1Data<13>|    1.727(R)|   -0.016(R)|clk_BUFGP         |   0.000|
ram1Data<14>|    1.660(R)|   -0.043(R)|clk_BUFGP         |   0.000|
ram1Data<15>|    2.184(R)|   -0.169(R)|clk_BUFGP         |   0.000|
tbre        |    2.994(R)|   -1.089(R)|clk_BUFGP         |   0.000|
tsre        |    3.745(R)|   -1.718(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    9.940(R)|clk_BUFGP         |   0.000|
led<1>      |    9.924(R)|clk_BUFGP         |   0.000|
led<2>      |    9.857(R)|clk_BUFGP         |   0.000|
led<3>      |    9.673(R)|clk_BUFGP         |   0.000|
led<4>      |    9.853(R)|clk_BUFGP         |   0.000|
led<5>      |    9.380(R)|clk_BUFGP         |   0.000|
led<6>      |   10.018(R)|clk_BUFGP         |   0.000|
led<7>      |    9.059(R)|clk_BUFGP         |   0.000|
led<8>      |   10.920(R)|clk_BUFGP         |   0.000|
led<9>      |    9.395(R)|clk_BUFGP         |   0.000|
led<10>     |    9.967(R)|clk_BUFGP         |   0.000|
led<11>     |   11.617(R)|clk_BUFGP         |   0.000|
led<12>     |    9.936(R)|clk_BUFGP         |   0.000|
led<13>     |    9.485(R)|clk_BUFGP         |   0.000|
led<14>     |    9.473(R)|clk_BUFGP         |   0.000|
led<15>     |    9.393(R)|clk_BUFGP         |   0.000|
ram1Addr<0> |    9.913(R)|clk_BUFGP         |   0.000|
ram1Addr<1> |    8.963(R)|clk_BUFGP         |   0.000|
ram1Addr<2> |    9.691(R)|clk_BUFGP         |   0.000|
ram1Addr<3> |    9.226(R)|clk_BUFGP         |   0.000|
ram1Addr<4> |    8.815(R)|clk_BUFGP         |   0.000|
ram1Addr<5> |    8.958(R)|clk_BUFGP         |   0.000|
ram1Addr<6> |    8.416(R)|clk_BUFGP         |   0.000|
ram1Addr<7> |    8.827(R)|clk_BUFGP         |   0.000|
ram1Addr<8> |    8.548(R)|clk_BUFGP         |   0.000|
ram1Addr<9> |    8.008(R)|clk_BUFGP         |   0.000|
ram1Addr<10>|    7.991(R)|clk_BUFGP         |   0.000|
ram1Addr<11>|    8.167(R)|clk_BUFGP         |   0.000|
ram1Addr<12>|    7.874(R)|clk_BUFGP         |   0.000|
ram1Addr<13>|    8.544(R)|clk_BUFGP         |   0.000|
ram1Addr<14>|    7.869(R)|clk_BUFGP         |   0.000|
ram1Addr<15>|    8.541(R)|clk_BUFGP         |   0.000|
ram1Data<0> |    8.728(R)|clk_BUFGP         |   0.000|
ram1Data<1> |    8.740(R)|clk_BUFGP         |   0.000|
ram1Data<2> |    8.948(R)|clk_BUFGP         |   0.000|
ram1Data<3> |    8.738(R)|clk_BUFGP         |   0.000|
ram1Data<4> |    9.219(R)|clk_BUFGP         |   0.000|
ram1Data<5> |    8.994(R)|clk_BUFGP         |   0.000|
ram1Data<6> |    9.749(R)|clk_BUFGP         |   0.000|
ram1Data<7> |    9.523(R)|clk_BUFGP         |   0.000|
ram1Data<8> |    9.474(R)|clk_BUFGP         |   0.000|
ram1Data<9> |    9.249(R)|clk_BUFGP         |   0.000|
ram1Data<10>|   10.030(R)|clk_BUFGP         |   0.000|
ram1Data<11>|   10.025(R)|clk_BUFGP         |   0.000|
ram1Data<12>|    9.979(R)|clk_BUFGP         |   0.000|
ram1Data<13>|    9.758(R)|clk_BUFGP         |   0.000|
ram1Data<14>|   11.049(R)|clk_BUFGP         |   0.000|
ram1Data<15>|   11.070(R)|clk_BUFGP         |   0.000|
ram1En      |    9.566(R)|clk_BUFGP         |   0.000|
ram1Oe      |    8.901(R)|clk_BUFGP         |   0.000|
ram1We      |    8.658(R)|clk_BUFGP         |   0.000|
rdn         |    8.619(R)|clk_BUFGP         |   0.000|
wrn         |   11.519(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.845|         |         |         |
rst            |    7.044|    7.044|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |         |         |    1.731|    4.235|
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 02 18:47:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



