Number of Timing Constraints that were not applied: 14

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_sys_clk_s = PERIOD TIMEGRP "sys_clk_s" | SETUP   |    -0.012ns|     9.712ns|       1|          12
   9.7 ns HIGH 50%                          | HOLD    |     0.068ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "sys_ | SETUP   |     0.259ns|     2.441ns|       0|           0
  clk_s" TO TIMEGRP "clk_90_s" 2.7 ns       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.085ns|     0.715ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.086ns|     0.714ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.332ns|     0.468ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.405ns|     0.395ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "clk_90_s" 10 n | SETUP   |     1.625ns|     6.750ns|       0|           0
  s HIGH 50%                                | HOLD    |     5.620ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_ddr_Clk_90 = PERIOD TIMEGRP "ddr_clk_9 | SETUP   |     1.721ns|     7.979ns|       0|           0
  0_s" 9.7 ns HIGH 50%                      | HOLD    |     0.515ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TSRX2IN = MAXDELAY FROM TIMEGRP "PADS" TO | MAXDELAY|     3.592ns|     2.408ns|       0|           0
   TIMEGRP "RX2CLK_GRP" 6 ns                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSRX1IN = MAXDELAY FROM TIMEGRP "PADS" TO | MAXDELAY|     3.662ns|     2.338ns|       0|           0
   TIMEGRP "RX1CLK_GRP" 6 ns                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTX1OUT = MAXDELAY FROM TIMEGRP "TX1CLK_ | MAXDELAY|     7.122ns|     2.878ns|       0|           0
  GRP" TO TIMEGRP "PADS" 10 ns              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTX2OUT = MAXDELAY FROM TIMEGRP "TX2CLK_ | MAXDELAY|     7.130ns|     2.870ns|       0|           0
  GRP" TO TIMEGRP "PADS" 10 ns              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns | SETUP   |    11.066ns|     8.382ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.539ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns | SETUP   |    11.104ns|     8.274ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.533ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns | SETUP   |    22.655ns|     5.146ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.632ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns | SETUP   |    22.767ns|     4.973ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.536ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST3_path" TIG                   | SETUP   |         N/A|     2.304ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST2_path" TIG                   | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     4.354ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" 3 n | N/A     |         N/A|         N/A|     N/A|         N/A
  s HIGH 50%                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSRXIN_plb_eth1_contr = MAXDELAY FROM TIM | N/A     |         N/A|         N/A|     N/A|         N/A
  EGRP "PADS" TO TIMEGRP         "RXCLK_GRP |         |            |            |        |            
  _plb_eth1_contr" 6 ns                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTXOUT_plb_eth1_contr = MAXDELAY FROM TI | N/A     |         N/A|         N/A|     N/A|         N/A
  MEGRP "TXCLK_GRP_plb_eth1_contr" TO       |         |            |            |        |            
     TIMEGRP "PADS" 10 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSRXIN_plb_eth2_contr = MAXDELAY FROM TIM | N/A     |         N/A|         N/A|     N/A|         N/A
  EGRP "PADS" TO TIMEGRP         "RXCLK_GRP |         |            |            |        |            
  _plb_eth2_contr" 6 ns                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTXOUT_plb_eth2_contr = MAXDELAY FROM TI | N/A     |         N/A|         N/A|     N/A|         N/A
  MEGRP "TXCLK_GRP_plb_eth2_contr" TO       |         |            |            |        |            
     TIMEGRP "PADS" 10 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


