vendor_name = ModelSim
source_file = 1, G:/Meu Drive/utfpr/2021-2/logica_reconfiguravel/reconfigurable_logic/vhdl_test/vhdl_test.vhd
source_file = 1, G:/Meu Drive/utfpr/2021-2/logica_reconfiguravel/reconfigurable_logic/vhdl_test/Waveform.vwf
source_file = 1, G:/Meu Drive/utfpr/2021-2/logica_reconfiguravel/reconfigurable_logic/vhdl_test/db/vhdl_test.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = vhdl_test
instance = comp, \B~I , B, vhdl_test, 1
instance = comp, \A~I , A, vhdl_test, 1
instance = comp, \C~0 , C~0, vhdl_test, 1
instance = comp, \C~I , C, vhdl_test, 1
