#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x10e4d20 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x111db30_0 .var "Clk", 0 0;
v0x11180a0_0 .var "Reset", 0 0;
v0x111dcc0_0 .var "Start", 0 0;
v0x111dd40_0 .var/i "counter", 31 0;
v0x111ddc0_0 .var/i "flush", 31 0;
v0x111de40_0 .var/i "i", 31 0;
v0x111dec0_0 .var/i "outfile", 31 0;
v0x111df60_0 .var/i "stall", 31 0;
S_0x10860f0 .scope module, "CPU" "CPU" 2 13, 3 1, S_0x10e4d20;
 .timescale 0 0;
L_0x11205d0 .functor AND 1, v0x1113ea0_0, v0x1114db0_0, C4<1>, C4<1>;
v0x111d340_0 .net "ALU_result", 31 0, v0x1113cd0_0; 1 drivers
v0x111d3c0_0 .net "RTdata", 31 0, v0x11163e0_0; 1 drivers
v0x111d440_0 .net *"_s6", 30 0, L_0x1120360; 1 drivers
v0x111d4c0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x111d570_0 .net "branch", 0 0, v0x1113ea0_0; 1 drivers
v0x111d620_0 .net "clk_i", 0 0, v0x111db30_0; 1 drivers
v0x111d6a0_0 .net "imm", 31 0, v0x11165e0_0; 1 drivers
v0x111d720_0 .net "inst", 31 0, v0x1116f40_0; 1 drivers
v0x111d7f0_0 .net "inst_addr", 31 0, v0x111afb0_0; 1 drivers
v0x111d900_0 .net "rst_i", 0 0, v0x11180a0_0; 1 drivers
v0x111d980_0 .net "start_i", 0 0, v0x111dcc0_0; 1 drivers
v0x111da00_0 .net "taken", 0 0, L_0x11205d0; 1 drivers
v0x111da80_0 .net "zero", 0 0, v0x1114db0_0; 1 drivers
L_0x111ff00 .part v0x1116f40_0, 0, 7;
L_0x1120360 .part v0x11165e0_0, 0, 31;
L_0x1120440 .concat [ 1 31 0 0], C4<0>, L_0x1120360;
L_0x1121170 .part v0x1116f40_0, 15, 5;
L_0x1121260 .part v0x1116f40_0, 20, 5;
L_0x1123940 .part v0x1116f40_0, 7, 5;
S_0x111b570 .scope module, "Control" "Control" 3 22, 4 1, S_0x10860f0;
 .timescale 0 0;
L_0x111e360 .functor OR 1, L_0x111e0c0, L_0x111e220, C4<0>, C4<0>;
L_0x111e590 .functor OR 1, L_0x111e360, L_0x111e4a0, C4<0>, C4<0>;
L_0x111eef0 .functor OR 1, L_0x111f5a0, L_0x111f760, C4<0>, C4<0>;
L_0x111faa0 .functor OR 1, L_0x111eef0, L_0x111f9b0, C4<0>, C4<0>;
v0x111b690_0 .net "ALUOp_o", 1 0, v0x111b760_0; 1 drivers
v0x111b760_0 .var "ALUOp_reg", 1 0;
v0x111b7e0_0 .net "ALUSrc_o", 0 0, L_0x111e710; 1 drivers
v0x111b890_0 .net "Branch_o", 0 0, L_0x111eba0; 1 drivers
v0x111b970_0 .net "MemRead_o", 0 0, L_0x111ef90; 1 drivers
v0x111ba20_0 .net "MemWrite_o", 0 0, L_0x111f3d0; 1 drivers
v0x111bae0_0 .net "MemtoReg_o", 0 0, v0x111bb90_0; 1 drivers
v0x111bb90_0 .var "MemtoReg_reg", 0 0;
v0x111bc60_0 .net "Op_i", 6 0, L_0x111ff00; 1 drivers
v0x111bce0_0 .net "RegWrite_o", 0 0, L_0x111fc80; 1 drivers
v0x111bdf0_0 .net *"_s10", 0 0, L_0x111e360; 1 drivers
v0x111be70_0 .net *"_s12", 6 0, C4<0100011>; 1 drivers
v0x111bef0_0 .net *"_s14", 0 0, L_0x111e4a0; 1 drivers
v0x111bf70_0 .net *"_s16", 0 0, L_0x111e590; 1 drivers
v0x111c070_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x111c0f0_0 .net *"_s2", 6 0, C4<0010011>; 1 drivers
v0x111bff0_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x111c240_0 .net *"_s24", 6 0, C4<1100011>; 1 drivers
v0x111c360_0 .net *"_s26", 0 0, L_0x111e9a0; 1 drivers
v0x111c3e0_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x111c2c0_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x111c510_0 .net *"_s34", 6 0, C4<0000011>; 1 drivers
v0x111c460_0 .net *"_s36", 0 0, L_0x111edc0; 1 drivers
v0x111c650_0 .net *"_s38", 0 0, C4<1>; 1 drivers
v0x111c5b0_0 .net *"_s4", 0 0, L_0x111e0c0; 1 drivers
v0x111c7a0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x111c6f0_0 .net *"_s44", 6 0, C4<0100011>; 1 drivers
v0x111c900_0 .net *"_s46", 0 0, L_0x111f1e0; 1 drivers
v0x111c840_0 .net *"_s48", 0 0, C4<1>; 1 drivers
v0x111ca70_0 .net *"_s50", 0 0, C4<0>; 1 drivers
v0x111c980_0 .net *"_s54", 6 0, C4<0110011>; 1 drivers
v0x111cbf0_0 .net *"_s56", 0 0, L_0x111f5a0; 1 drivers
v0x111caf0_0 .net *"_s58", 6 0, C4<0010011>; 1 drivers
v0x111cd80_0 .net *"_s6", 6 0, C4<0000011>; 1 drivers
v0x111cc70_0 .net *"_s60", 0 0, L_0x111f760; 1 drivers
v0x111cf20_0 .net *"_s62", 0 0, L_0x111eef0; 1 drivers
v0x111ce00_0 .net *"_s64", 6 0, C4<0000011>; 1 drivers
v0x111cea0_0 .net *"_s66", 0 0, L_0x111f9b0; 1 drivers
v0x111d0e0_0 .net *"_s68", 0 0, L_0x111faa0; 1 drivers
v0x111d160_0 .net *"_s70", 0 0, C4<1>; 1 drivers
v0x111cfa0_0 .net *"_s72", 0 0, C4<0>; 1 drivers
v0x111d040_0 .net *"_s8", 0 0, L_0x111e220; 1 drivers
E_0x111b660 .event edge, v0x111bc60_0;
L_0x111e0c0 .cmp/eq 7, L_0x111ff00, C4<0010011>;
L_0x111e220 .cmp/eq 7, L_0x111ff00, C4<0000011>;
L_0x111e4a0 .cmp/eq 7, L_0x111ff00, C4<0100011>;
L_0x111e710 .functor MUXZ 1, C4<0>, C4<1>, L_0x111e590, C4<>;
L_0x111e9a0 .cmp/eq 7, L_0x111ff00, C4<1100011>;
L_0x111eba0 .functor MUXZ 1, C4<0>, C4<1>, L_0x111e9a0, C4<>;
L_0x111edc0 .cmp/eq 7, L_0x111ff00, C4<0000011>;
L_0x111ef90 .functor MUXZ 1, C4<0>, C4<1>, L_0x111edc0, C4<>;
L_0x111f1e0 .cmp/eq 7, L_0x111ff00, C4<0100011>;
L_0x111f3d0 .functor MUXZ 1, C4<0>, C4<1>, L_0x111f1e0, C4<>;
L_0x111f5a0 .cmp/eq 7, L_0x111ff00, C4<0110011>;
L_0x111f760 .cmp/eq 7, L_0x111ff00, C4<0010011>;
L_0x111f9b0 .cmp/eq 7, L_0x111ff00, C4<0000011>;
L_0x111fc80 .functor MUXZ 1, C4<0>, C4<1>, L_0x111faa0, C4<>;
S_0x111b160 .scope module, "ALU_Control" "ALU_Control" 3 34, 5 1, S_0x10860f0;
 .timescale 0 0;
v0x111b2c0_0 .net "ALUCtrl_o", 3 0, v0x111b390_0; 1 drivers
v0x111b390_0 .var "ALUCtrl_reg", 3 0;
v0x111b410_0 .net "ALUOp_i", 1 0, v0x1115210_0; 1 drivers
v0x111b4c0_0 .net "funct_i", 31 0, v0x1116a00_0; 1 drivers
E_0x111b250 .event edge, v0x1115190_0, v0x1116960_0;
S_0x111ad20 .scope module, "PC" "PC" 3 41, 6 1, S_0x10860f0;
 .timescale 0 0;
v0x111ae60_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x111af00_0 .net "pc_i", 31 0, L_0x11207d0; 1 drivers
v0x111afb0_0 .var "pc_o", 31 0;
v0x111b030_0 .alias "rst_i", 0 0, v0x111d900_0;
v0x111b0e0_0 .alias "start_i", 0 0, v0x111d980_0;
E_0x111ae10/0 .event negedge, v0x111b030_0;
E_0x111ae10/1 .event posedge, v0x1113790_0;
E_0x111ae10 .event/or E_0x111ae10/0, E_0x111ae10/1;
S_0x111aa90 .scope module, "Add_PC" "Adder" 3 50, 7 1, S_0x10860f0;
 .timescale 0 0;
v0x111ab80_0 .alias "data1_i", 31 0, v0x111d7f0_0;
v0x111ac00_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x111aca0_0 .net "data_o", 31 0, L_0x1120090; 1 drivers
L_0x1120090 .arith/sum 32, v0x111afb0_0, C4<00000000000000000000000000000100>;
S_0x111a7d0 .scope module, "Add_PC_branch" "Adder" 3 57, 7 1, S_0x10860f0;
 .timescale 0 0;
v0x111a8c0_0 .net "data1_i", 31 0, v0x1115c60_0; 1 drivers
v0x111a960_0 .net "data2_i", 31 0, L_0x1120440; 1 drivers
v0x111a9e0_0 .net "data_o", 31 0, L_0x111fbe0; 1 drivers
L_0x111fbe0 .arith/sum 32, v0x1115c60_0, L_0x1120440;
S_0x111a300 .scope module, "MUX_PC" "MUX32" 3 66, 8 1, S_0x10860f0;
 .timescale 0 0;
L_0x1120210 .functor XNOR 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x111a3f0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x111a470_0 .net *"_s2", 0 0, L_0x1120210; 1 drivers
v0x111a510_0 .alias "data1_i", 31 0, v0x111aca0_0;
v0x111a5b0_0 .net "data2_i", 31 0, v0x1114d30_0; 1 drivers
v0x111a690_0 .alias "data_o", 31 0, v0x111af00_0;
v0x111a710_0 .net "select_i", 0 0, C4<0>; 1 drivers
L_0x11207d0 .functor MUXZ 32, v0x1114d30_0, L_0x1120090, L_0x1120210, C4<>;
S_0x1119dd0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 74, 9 1, S_0x10860f0;
 .timescale 0 0;
L_0x1120d30 .functor BUFZ 32, L_0x11209f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1119ec0_0 .net *"_s0", 31 0, L_0x11209f0; 1 drivers
v0x1119f60_0 .net *"_s2", 31 0, L_0x1120710; 1 drivers
v0x111a000_0 .net *"_s4", 29 0, L_0x1120a90; 1 drivers
v0x111a0a0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x111a150_0 .alias "addr_i", 31 0, v0x111d7f0_0;
v0x111a200_0 .net "instr_o", 31 0, L_0x1120d30; 1 drivers
v0x111a280 .array "memory", 255 0, 31 0;
L_0x11209f0 .array/port v0x111a280, L_0x1120710;
L_0x1120a90 .part v0x111afb0_0, 2, 30;
L_0x1120710 .concat [ 30 2 0 0], L_0x1120a90, C4<00>;
S_0x1119650 .scope module, "Registers" "Registers" 3 80, 10 1, S_0x10860f0;
 .timescale 0 0;
L_0x1120ed0 .functor BUFZ 32, L_0x1120e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1121070 .functor BUFZ 32, L_0x1120fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1119740_0 .net "RDaddr_i", 4 0, v0x1113440_0; 1 drivers
v0x11197e0_0 .net "RDdata_i", 31 0, L_0x1122e60; 1 drivers
v0x1119890_0 .net "RSaddr_i", 4 0, L_0x1121170; 1 drivers
v0x1119910_0 .net "RSdata_o", 31 0, L_0x1120ed0; 1 drivers
v0x11199f0_0 .net "RTaddr_i", 4 0, L_0x1121260; 1 drivers
v0x1119a70_0 .net "RTdata_o", 31 0, L_0x1121070; 1 drivers
v0x1119af0_0 .net "RegWrite_i", 0 0, v0x1113680_0; 1 drivers
v0x1119b70_0 .net *"_s0", 31 0, L_0x1120e30; 1 drivers
v0x1119bf0_0 .net *"_s4", 31 0, L_0x1120fd0; 1 drivers
v0x1119c70_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x1119d50 .array "register", 31 0, 31 0;
L_0x1120e30 .array/port v0x1119d50, L_0x1121170;
L_0x1120fd0 .array/port v0x1119d50, L_0x1121260;
S_0x1118e00 .scope module, "Sign_Extend" "Sign_Extend" 3 92, 11 1, S_0x10860f0;
 .timescale 0 0;
L_0x1121440 .functor BUFZ 12, v0x1119570_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x11216c0 .functor XNOR 1, L_0x1121590, C4<0>, C4<0>, C4<0>;
v0x1118f20_0 .net *"_s10", 0 0, L_0x11216c0; 1 drivers
v0x1118fc0_0 .net *"_s12", 19 0, C4<00000000000000000000>; 1 drivers
v0x1119060_0 .net *"_s14", 19 0, C4<00000000000000000001>; 1 drivers
v0x1119100_0 .net *"_s16", 19 0, L_0x11218e0; 1 drivers
v0x11191b0_0 .net *"_s3", 11 0, L_0x1121440; 1 drivers
v0x1119250_0 .net *"_s7", 0 0, L_0x1121590; 1 drivers
v0x1119330_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x11193d0_0 .alias "data_i", 31 0, v0x111d720_0;
RS_0x7f762614acd8 .resolv tri, L_0x1121350, L_0x11214f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x11194f0_0 .net8 "data_o", 31 0, RS_0x7f762614acd8; 2 drivers
v0x1119570_0 .var "imm_reg", 11 0;
E_0x1118ef0 .event edge, v0x1116680_0;
L_0x1121350 .part/pv L_0x1121440, 0, 12, 32;
L_0x11214f0 .part/pv L_0x11218e0, 12, 20, 32;
L_0x1121590 .part v0x1119570_0, 11, 1;
L_0x11218e0 .functor MUXZ 20, C4<00000000000000000001>, C4<00000000000000000000>, L_0x11216c0, C4<>;
S_0x1118980 .scope module, "MUX_ALUSrc" "MUX32" 3 98, 8 1, S_0x10860f0;
 .timescale 0 0;
L_0x1121800 .functor XNOR 1, v0x1115400_0, C4<0>, C4<0>, C4<0>;
v0x1118a70_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1118b30_0 .net *"_s2", 0 0, L_0x1121800; 1 drivers
v0x1118bd0_0 .alias "data1_i", 31 0, v0x111d3c0_0;
v0x1118c50_0 .alias "data2_i", 31 0, v0x111d6a0_0;
v0x1118d00_0 .net "data_o", 31 0, L_0x1121bb0; 1 drivers
v0x1118d80_0 .net "select_i", 0 0, v0x1115400_0; 1 drivers
L_0x1121bb0 .functor MUXZ 32, v0x11165e0_0, v0x11163e0_0, L_0x1121800, C4<>;
S_0x1118250 .scope module, "ALU" "ALU" 3 106, 12 1, S_0x10860f0;
 .timescale 0 0;
L_0x1121e10 .functor BUFZ 32, v0x1118900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1118370_0 .alias "ALUCtrl_i", 3 0, v0x111b2c0_0;
v0x1118430_0 .net "Zero_o", 0 0, L_0x1121ab0; 1 drivers
v0x11184e0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1118560_0 .net *"_s4", 0 0, L_0x1121eb0; 1 drivers
v0x1118610_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x11186b0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1118750_0 .net "data1_i", 31 0, v0x1116040_0; 1 drivers
v0x11187d0_0 .alias "data2_i", 31 0, v0x1118d00_0;
v0x1118850_0 .net "data_o", 31 0, L_0x1121e10; 1 drivers
v0x1118900_0 .var "data_reg", 31 0;
E_0x1118340 .event edge, v0x1118370_0, v0x11187d0_0, v0x1116110_0;
L_0x1121eb0 .cmp/eq 32, v0x1118900_0, C4<00000000000000000000000000000000>;
L_0x1121ab0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1121eb0, C4<>;
S_0x11174a0 .scope module, "Data_Memory" "Data_Memory" 3 115, 13 1, S_0x10860f0;
 .timescale 0 0;
L_0x1121fe0 .functor XNOR 1, v0x1114080_0, C4<1>, C4<0>, C4<0>;
L_0x1122580 .functor XNOR 1, L_0x11224a0, C4<0>, C4<0>, C4<0>;
v0x1117590_0 .net "MemRead_i", 0 0, v0x1114080_0; 1 drivers
v0x1117640_0 .net "MemWrite_i", 0 0, v0x1114260_0; 1 drivers
v0x11176f0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1117770_0 .net *"_s10", 0 0, L_0x1122580; 1 drivers
v0x1117820_0 .net *"_s12", 23 0, C4<000000000000000000000000>; 1 drivers
v0x11178a0_0 .net *"_s14", 23 0, C4<000000000000000000000001>; 1 drivers
v0x1117960_0 .net *"_s16", 23 0, L_0x11222a0; 1 drivers
v0x11179e0_0 .net *"_s18", 7 0, L_0x11228d0; 1 drivers
v0x1117ad0_0 .net *"_s2", 0 0, L_0x1121fe0; 1 drivers
v0x1117b70_0 .net *"_s20", 31 0, L_0x1122970; 1 drivers
v0x1117c10_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1117cb0_0 .net *"_s4", 7 0, L_0x1122370; 1 drivers
v0x1117d50_0 .net *"_s7", 0 0, L_0x11224a0; 1 drivers
v0x1117df0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1117f10_0 .alias "addr_i", 31 0, v0x111d340_0;
v0x1117f90_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x1117e70_0 .net "data_i", 31 0, v0x1114720_0; 1 drivers
v0x1118130_0 .net "data_o", 31 0, L_0x11226c0; 1 drivers
v0x1118010 .array "memory", 31 0, 7 0;
L_0x1122370 .array/port v0x1118010, v0x1113cd0_0;
L_0x11224a0 .part L_0x1122370, 7, 1;
L_0x11222a0 .functor MUXZ 24, C4<000000000000000000000001>, C4<000000000000000000000000>, L_0x1122580, C4<>;
L_0x11228d0 .array/port v0x1118010, v0x1113cd0_0;
L_0x1122970 .concat [ 8 24 0 0], L_0x11228d0, L_0x11222a0;
L_0x11226c0 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x1122970, L_0x1121fe0, C4<>;
S_0x1116fc0 .scope module, "MUX_MemtoReg" "MUX32" 3 125, 8 1, S_0x10860f0;
 .timescale 0 0;
L_0x1122d60 .functor XNOR 1, v0x11131d0_0, C4<0>, C4<0>, C4<0>;
v0x11170b0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1117170_0 .net *"_s2", 0 0, L_0x1122d60; 1 drivers
v0x1117210_0 .net "data1_i", 31 0, v0x1112fe0_0; 1 drivers
v0x11172c0_0 .net "data2_i", 31 0, v0x11139f0_0; 1 drivers
v0x11173a0_0 .alias "data_o", 31 0, v0x11197e0_0;
v0x1117420_0 .net "select_i", 0 0, v0x11131d0_0; 1 drivers
L_0x1122e60 .functor MUXZ 32, v0x11139f0_0, v0x1112fe0_0, L_0x1122d60, C4<>;
S_0x1116820 .scope module, "IF_ID" "IF_ID" 3 133, 14 1, S_0x10860f0;
 .timescale 0 0;
v0x1116bd0_0 .alias "PC_i", 31 0, v0x111d7f0_0;
v0x1116c70_0 .net "PC_o", 31 0, v0x1116d20_0; 1 drivers
v0x1116d20_0 .var "PC_reg", 31 0;
v0x1116da0_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x1116e20_0 .alias "inst_i", 31 0, v0x111a200_0;
v0x1116ec0_0 .alias "inst_o", 31 0, v0x111d720_0;
v0x1116f40_0 .var "inst_reg", 31 0;
S_0x1115020 .scope module, "ID_EX" "ID_EX" 3 142, 15 1, S_0x10860f0;
 .timescale 0 0;
v0x1115110_0 .alias "ALUOp_i", 1 0, v0x111b690_0;
v0x1115190_0 .alias "ALUOp_o", 1 0, v0x111b410_0;
v0x1115210_0 .var "ALUOp_reg", 1 0;
v0x11152b0_0 .alias "ALUSrc_i", 0 0, v0x111b7e0_0;
v0x1115360_0 .alias "ALUSrc_o", 0 0, v0x1118d80_0;
v0x1115400_0 .var "ALUSrc_reg", 0 0;
v0x11154a0_0 .alias "Branch_i", 0 0, v0x111b890_0;
v0x1115540_0 .net "Branch_o", 0 0, v0x11155c0_0; 1 drivers
v0x11155c0_0 .var "Branch_reg", 0 0;
v0x1115640_0 .alias "MemRead_i", 0 0, v0x111b970_0;
v0x11156e0_0 .net "MemRead_o", 0 0, v0x1115790_0; 1 drivers
v0x1115790_0 .var "MemRead_reg", 0 0;
v0x1115810_0 .alias "MemWrite_i", 0 0, v0x111ba20_0;
v0x11158b0_0 .net "MemWrite_o", 0 0, v0x11159e0_0; 1 drivers
v0x11159e0_0 .var "MemWrite_reg", 0 0;
v0x1115a60_0 .alias "MemtoReg_i", 0 0, v0x111bae0_0;
v0x1115930_0 .net "MemtoReg_o", 0 0, v0x1115bc0_0; 1 drivers
v0x1115bc0_0 .var "MemtoReg_reg", 0 0;
v0x1115ae0_0 .alias "PC_i", 31 0, v0x1116c70_0;
v0x1115d00_0 .alias "PC_o", 31 0, v0x111a8c0_0;
v0x1115c60_0 .var "PC_reg", 31 0;
v0x1115e50_0 .net "RDaddr_i", 4 0, L_0x1123940; 1 drivers
v0x1115da0_0 .net "RDaddr_o", 4 0, v0x1115fc0_0; 1 drivers
v0x1115fc0_0 .var "RDaddr_reg", 4 0;
v0x1115ed0_0 .alias "RSdata_i", 31 0, v0x1119910_0;
v0x1116110_0 .alias "RSdata_o", 31 0, v0x1118750_0;
v0x1116040_0 .var "RSdata_reg", 31 0;
v0x1116270_0 .alias "RTdata_i", 31 0, v0x1119a70_0;
v0x1116190_0 .alias "RTdata_o", 31 0, v0x111d3c0_0;
v0x11163e0_0 .var "RTdata_reg", 31 0;
v0x11162f0_0 .alias "RegWrite_i", 0 0, v0x111bce0_0;
v0x1116560_0 .net "RegWrite_o", 0 0, v0x1116460_0; 1 drivers
v0x1116460_0 .var "RegWrite_reg", 0 0;
v0x11164e0_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x1116700_0 .alias "imm_i", 31 0, v0x11194f0_0;
v0x1116780_0 .alias "imm_o", 31 0, v0x111d6a0_0;
v0x11165e0_0 .var "imm_reg", 31 0;
v0x1116680_0 .alias "inst_i", 31 0, v0x111d720_0;
v0x1116960_0 .alias "inst_o", 31 0, v0x111b4c0_0;
v0x1116a00_0 .var "inst_reg", 31 0;
S_0x1113b20 .scope module, "EX_MEM" "EX_MEM" 3 173, 16 1, S_0x10860f0;
 .timescale 0 0;
v0x11138b0_0 .alias "ALUResult_i", 31 0, v0x1118850_0;
v0x1113c50_0 .alias "ALUResult_o", 31 0, v0x111d340_0;
v0x1113cd0_0 .var "ALUResult_reg", 31 0;
v0x1113d50_0 .alias "Branch_i", 0 0, v0x1115540_0;
v0x1113e00_0 .alias "Branch_o", 0 0, v0x111d570_0;
v0x1113ea0_0 .var "Branch_reg", 0 0;
v0x1113f40_0 .alias "MemRead_i", 0 0, v0x11156e0_0;
v0x1113fe0_0 .alias "MemRead_o", 0 0, v0x1117590_0;
v0x1114080_0 .var "MemRead_reg", 0 0;
v0x1114120_0 .alias "MemWrite_i", 0 0, v0x11158b0_0;
v0x11141c0_0 .alias "MemWrite_o", 0 0, v0x1117640_0;
v0x1114260_0 .var "MemWrite_reg", 0 0;
v0x1114300_0 .alias "MemtoReg_i", 0 0, v0x1115930_0;
v0x11143a0_0 .net "MemtoReg_o", 0 0, v0x11144a0_0; 1 drivers
v0x11144a0_0 .var "MemtoReg_reg", 0 0;
v0x1114520_0 .alias "RDaddr_i", 4 0, v0x1115da0_0;
v0x1114420_0 .net "RDaddr_o", 4 0, v0x1114680_0; 1 drivers
v0x1114680_0 .var "RDaddr_reg", 4 0;
v0x11145a0_0 .alias "RTdata_i", 31 0, v0x111d3c0_0;
v0x11147c0_0 .alias "RTdata_o", 31 0, v0x1117e70_0;
v0x1114720_0 .var "RTdata_reg", 31 0;
v0x1114910_0 .alias "RegWrite_i", 0 0, v0x1116560_0;
v0x1114860_0 .net "RegWrite_o", 0 0, v0x1114a80_0; 1 drivers
v0x1114a80_0 .var "RegWrite_reg", 0 0;
v0x1114990_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x1114bd0_0 .alias "sum_i", 31 0, v0x111a9e0_0;
v0x1114b00_0 .alias "sum_o", 31 0, v0x111a5b0_0;
v0x1114d30_0 .var "sum_reg", 31 0;
v0x1114c50_0 .alias "zero_i", 0 0, v0x1118430_0;
v0x1114ea0_0 .alias "zero_o", 0 0, v0x111da80_0;
v0x1114db0_0 .var "zero_reg", 0 0;
S_0x10833d0 .scope module, "MEM_WB" "MEM_WB" 3 198, 17 1, S_0x10860f0;
 .timescale 0 0;
v0x105b180_0 .alias "ALUResult_i", 31 0, v0x111d340_0;
v0x1112f40_0 .alias "ALUResult_o", 31 0, v0x1117210_0;
v0x1112fe0_0 .var "ALUResult_reg", 31 0;
v0x1113080_0 .alias "MemtoReg_i", 0 0, v0x11143a0_0;
v0x1113130_0 .alias "MemtoReg_o", 0 0, v0x1117420_0;
v0x11131d0_0 .var "MemtoReg_reg", 0 0;
v0x11132b0_0 .alias "RDaddr_i", 4 0, v0x1114420_0;
v0x1113350_0 .alias "RDaddr_o", 4 0, v0x1119740_0;
v0x1113440_0 .var "RDaddr_reg", 4 0;
v0x11134e0_0 .alias "RegWrite_i", 0 0, v0x1114860_0;
v0x11135e0_0 .alias "RegWrite_o", 0 0, v0x1119af0_0;
v0x1113680_0 .var "RegWrite_reg", 0 0;
v0x1113790_0 .alias "clk_i", 0 0, v0x111d620_0;
v0x1113830_0 .alias "mem_i", 31 0, v0x1118130_0;
v0x1113950_0 .alias "mem_o", 31 0, v0x11172c0_0;
v0x11139f0_0 .var "mem_reg", 31 0;
E_0x10e0d00 .event posedge, v0x1113790_0;
    .scope S_0x111b570;
T_0 ;
    %wait E_0x111b660;
    %load/v 8, v0x111bc60_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 2, 2;
    %set/v v0x111b760_0, 8, 2;
    %set/v v0x111bb90_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x111bc60_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/0xz  T_0.2, 4;
    %set/v v0x111b760_0, 1, 2;
    %set/v v0x111bb90_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x111bc60_0, 7;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_0.4, 4;
    %set/v v0x111b760_0, 0, 2;
    %set/v v0x111bb90_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x111bc60_0, 7;
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_0.6, 4;
    %set/v v0x111b760_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %load/v 8, v0x111bc60_0, 7;
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_0.8, 4;
    %movi 8, 1, 2;
    %set/v v0x111b760_0, 8, 2;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x111b160;
T_1 ;
    %wait E_0x111b250;
    %load/v 8, v0x111b410_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x111b4c0_0, 3;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 3;
T_1.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x111b4c0_0, 7;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 7;
T_1.7 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 2, 4;
    %set/v v0x111b390_0, 8, 4;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 8, v0x111b4c0_0, 7;
    %jmp T_1.11;
T_1.10 ;
    %mov 8, 2, 7;
T_1.11 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_1.12, 4;
    %movi 8, 6, 4;
    %set/v v0x111b390_0, 8, 4;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 8, v0x111b4c0_0, 7;
    %jmp T_1.15;
T_1.14 ;
    %mov 8, 2, 7;
T_1.15 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_1.16, 4;
    %movi 8, 7, 4;
    %set/v v0x111b390_0, 8, 4;
T_1.16 ;
T_1.13 ;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.18, 4;
    %load/x1p 8, v0x111b4c0_0, 3;
    %jmp T_1.19;
T_1.18 ;
    %mov 8, 2, 3;
T_1.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_1.20, 4;
    %set/v v0x111b390_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.22, 4;
    %load/x1p 8, v0x111b4c0_0, 3;
    %jmp T_1.23;
T_1.22 ;
    %mov 8, 2, 3;
T_1.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_1.24, 4;
    %movi 8, 1, 4;
    %set/v v0x111b390_0, 8, 4;
T_1.24 ;
T_1.21 ;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x111b410_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x111b410_0, 2;
    %cmpi/u 9, 0, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_1.26, 8;
    %movi 8, 2, 4;
    %set/v v0x111b390_0, 8, 4;
    %jmp T_1.27;
T_1.26 ;
    %load/v 8, v0x111b410_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.28, 4;
    %movi 8, 6, 4;
    %set/v v0x111b390_0, 8, 4;
T_1.28 ;
T_1.27 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x111ad20;
T_2 ;
    %wait E_0x111ae10;
    %load/v 8, v0x111b030_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x111afb0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x111b0e0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x111af00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x111afb0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x111afb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x111afb0_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1119650;
T_3 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x1119af0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x11197e0_0, 32;
    %ix/getv 3, v0x1119740_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1119d50, 0, 8;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1118e00;
T_4 ;
    %wait E_0x1118ef0;
    %load/v 8, v0x11193d0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x11193d0_0, 7; Select 7 out of 32 bits
    %mov 16, 0, 1;
    %cmpi/u 9, 11, 8;
    %or 8, 4, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.2, 4;
    %load/x1p 8, v0x11193d0_0, 12;
    %jmp T_4.3;
T_4.2 ;
    %mov 8, 2, 12;
T_4.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x1119570_0, 8, 12;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x11193d0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_4.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 8, v0x11193d0_0, 5;
    %jmp T_4.7;
T_4.6 ;
    %mov 8, 2, 5;
T_4.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1119570_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.8, 4;
    %load/x1p 8, v0x11193d0_0, 7;
    %jmp T_4.9;
T_4.8 ;
    %mov 8, 2, 7;
T_4.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x1119570_0, 8, 7;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v0x11193d0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_4.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.12, 4;
    %load/x1p 8, v0x11193d0_0, 4;
    %jmp T_4.13;
T_4.12 ;
    %mov 8, 2, 4;
T_4.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1119570_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.14, 4;
    %load/x1p 8, v0x11193d0_0, 6;
    %jmp T_4.15;
T_4.14 ;
    %mov 8, 2, 6;
T_4.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x1119570_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.16, 4;
    %load/x1p 8, v0x11193d0_0, 1;
    %jmp T_4.17;
T_4.16 ;
    %mov 8, 2, 1;
T_4.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x1119570_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.18, 4;
    %load/x1p 8, v0x11193d0_0, 1;
    %jmp T_4.19;
T_4.18 ;
    %mov 8, 2, 1;
T_4.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x1119570_0, 8, 1;
T_4.10 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1118250;
T_5 ;
    %wait E_0x1118340;
    %load/v 8, v0x1118370_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/v 8, v0x1118750_0, 32;
    %load/v 40, v0x11187d0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1118900_0, 8, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/v 8, v0x1118750_0, 32;
    %load/v 40, v0x11187d0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1118900_0, 8, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/v 8, v0x1118750_0, 32;
    %load/v 40, v0x11187d0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1118900_0, 8, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/v 8, v0x1118750_0, 32;
    %load/v 40, v0x11187d0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1118900_0, 8, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0x1118750_0, 32;
    %load/v 40, v0x11187d0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1118900_0, 8, 32;
    %jmp T_5.5;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11174a0;
T_6 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x1117640_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1117e70_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1117f10_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1118010, 0, 8;
t_1 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1116820;
T_7 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x1116bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1116d20_0, 0, 8;
    %load/v 8, v0x1116e20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1116f40_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1115020;
T_8 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x1115ae0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1115c60_0, 0, 8;
    %load/v 8, v0x1116680_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1116a00_0, 0, 8;
    %load/v 8, v0x1115ed0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1116040_0, 0, 8;
    %load/v 8, v0x1116270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11163e0_0, 0, 8;
    %load/v 8, v0x1116700_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11165e0_0, 0, 8;
    %load/v 8, v0x1115e50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1115fc0_0, 0, 8;
    %load/v 8, v0x1115110_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1115210_0, 0, 8;
    %load/v 8, v0x11152b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1115400_0, 0, 8;
    %load/v 8, v0x11154a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11155c0_0, 0, 8;
    %load/v 8, v0x1115640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1115790_0, 0, 8;
    %load/v 8, v0x1115810_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11159e0_0, 0, 8;
    %load/v 8, v0x11162f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1116460_0, 0, 8;
    %load/v 8, v0x1115a60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1115bc0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1113b20;
T_9 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x1114bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1114d30_0, 0, 8;
    %load/v 8, v0x11138b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1113cd0_0, 0, 8;
    %load/v 8, v0x1114c50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1114db0_0, 0, 8;
    %load/v 8, v0x11145a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1114720_0, 0, 8;
    %load/v 8, v0x1114520_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1114680_0, 0, 8;
    %load/v 8, v0x1113d50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1113ea0_0, 0, 8;
    %load/v 8, v0x1113f40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1114080_0, 0, 8;
    %load/v 8, v0x1114120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1114260_0, 0, 8;
    %load/v 8, v0x1114910_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1114a80_0, 0, 8;
    %load/v 8, v0x1114300_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11144a0_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_0x10833d0;
T_10 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x1113830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11139f0_0, 0, 8;
    %load/v 8, v0x105b180_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1112fe0_0, 0, 8;
    %load/v 8, v0x11132b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1113440_0, 0, 8;
    %load/v 8, v0x11134e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1113680_0, 0, 8;
    %load/v 8, v0x1113080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11131d0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x10e4d20;
T_11 ;
    %delay 25, 0;
    %load/v 8, v0x111db30_0, 1;
    %inv 8, 1;
    %set/v v0x111db30_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x10e4d20;
T_12 ;
    %set/v v0x111dd40_0, 0, 32;
    %set/v v0x111df60_0, 0, 32;
    %set/v v0x111ddc0_0, 0, 32;
    %set/v v0x111de40_0, 0, 32;
T_12.0 ;
    %load/v 8, v0x111de40_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 3, v0x111de40_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x111a280, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x111de40_0, 32;
    %set/v v0x111de40_0, 8, 32;
    %jmp T_12.0;
T_12.1 ;
    %set/v v0x111de40_0, 0, 32;
T_12.2 ;
    %load/v 8, v0x111de40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 3, v0x111de40_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1118010, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x111de40_0, 32;
    %set/v v0x111de40_0, 8, 32;
    %jmp T_12.2;
T_12.3 ;
    %set/v v0x111de40_0, 0, 32;
T_12.4 ;
    %load/v 8, v0x111de40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.5, 5;
    %ix/getv/s 3, v0x111de40_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1119d50, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x111de40_0, 32;
    %set/v v0x111de40_0, 8, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x111a280;
    %vpi_func 2 43 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x111dec0_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1118010, 8, 8;
    %set/v v0x111db30_0, 1, 1;
    %set/v v0x11180a0_0, 0, 1;
    %set/v v0x111dcc0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x11180a0_0, 1, 1;
    %set/v v0x111dcc0_0, 1, 1;
    %end;
    .thread T_12;
    .scope S_0x10e4d20;
T_13 ;
    %wait E_0x10e0d00;
    %load/v 8, v0x111dd40_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 63 "$stop";
T_13.0 ;
    %vpi_call 2 70 "$fdisplay", v0x111dec0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d, inst_addr = %d", v0x111dd40_0, v0x111dcc0_0, v0x111df60_0, v0x111ddc0_0, v0x111afb0_0, v0x111d7f0_0;
    %vpi_call 2 71 "$fdisplay", v0x111dec0_0, "MUX_PC.data1_i = %d, MUX_PC.data2_i = %d, MUX_PC.select_i = %d, MUX_PC.data_o = %d", v0x111a510_0, v0x111a5b0_0, v0x111a710_0, v0x111a690_0;
    %vpi_call 2 74 "$fdisplay", v0x111dec0_0, "Registers";
    %vpi_call 2 75 "$fdisplay", v0x111dec0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x1119d50, 0>, &A<v0x1119d50, 8>, &A<v0x1119d50, 16>, &A<v0x1119d50, 24>;
    %vpi_call 2 76 "$fdisplay", v0x111dec0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x1119d50, 1>, &A<v0x1119d50, 9>, &A<v0x1119d50, 17>, &A<v0x1119d50, 25>;
    %vpi_call 2 77 "$fdisplay", v0x111dec0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x1119d50, 2>, &A<v0x1119d50, 10>, &A<v0x1119d50, 18>, &A<v0x1119d50, 26>;
    %vpi_call 2 78 "$fdisplay", v0x111dec0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x1119d50, 3>, &A<v0x1119d50, 11>, &A<v0x1119d50, 19>, &A<v0x1119d50, 27>;
    %vpi_call 2 79 "$fdisplay", v0x111dec0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x1119d50, 4>, &A<v0x1119d50, 12>, &A<v0x1119d50, 20>, &A<v0x1119d50, 28>;
    %vpi_call 2 80 "$fdisplay", v0x111dec0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x1119d50, 5>, &A<v0x1119d50, 13>, &A<v0x1119d50, 21>, &A<v0x1119d50, 29>;
    %vpi_call 2 81 "$fdisplay", v0x111dec0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x1119d50, 6>, &A<v0x1119d50, 14>, &A<v0x1119d50, 22>, &A<v0x1119d50, 30>;
    %vpi_call 2 82 "$fdisplay", v0x111dec0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x1119d50, 7>, &A<v0x1119d50, 15>, &A<v0x1119d50, 23>, &A<v0x1119d50, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 85 "$fdisplay", v0x111dec0_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 86 "$fdisplay", v0x111dec0_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 87 "$fdisplay", v0x111dec0_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 88 "$fdisplay", v0x111dec0_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 89 "$fdisplay", v0x111dec0_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 90 "$fdisplay", v0x111dec0_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 91 "$fdisplay", v0x111dec0_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1118010, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1118010, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1118010, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1118010, 8;
    %vpi_call 2 92 "$fdisplay", v0x111dec0_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 94 "$fdisplay", v0x111dec0_0, "\012";
    %load/v 8, v0x111dd40_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x111dd40_0, 8, 32;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "ALU_Control.v";
    "PC.v";
    "Adder.v";
    "MUX32.v";
    "Instruction_Memory.v";
    "Registers.v";
    "Sign_Extend.v";
    "ALU.v";
    "Data_Memory.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
