read_verilog ../top.v
proc
tee -o result.log sat -all -prove x 1 -tempinduct middle
