Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  7 12:41:36 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Full_Calc_FPGA_control_sets_placed.rpt
| Design       : Full_Calc_FPGA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|     10 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             268 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |              44 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------+------------------------------------+------------------+----------------+
|                Clock Signal               |              Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------+------------------------------------+------------------+----------------+
|  debounced_clock_signal_BUFG              | nolabel_line53/FCDP/Div/DCU/E[0]        | nolabel_line53/FCDP/Div/DCU/out[0] |                1 |              8 |
|  debounced_clock_signal_BUFG              | nolabel_line53/FCDP/Div/DCU/out[1]      | nolabel_line53/FCDP/Div/DCU/out[0] |                1 |              8 |
|  debounced_clock_signal_BUFG              | nolabel_line53/FCDP/Div/DDP/Y/E[0]      |                                    |                2 |              8 |
|  nolabel_line53/FCDP/Calc/CCU/__3/i__n_0  |                                         |                                    |                1 |              8 |
|  debounced_clock_signal_BUFG              | nolabel_line53/FCDP/Div/DCU/Q_reg[0][0] | nolabel_line53/FCDP/Div/DCU/out[0] |                2 |             10 |
|  debounced_clock_signal_BUFG              | nolabel_line53/FCCU/error_led[6]        |                                    |                3 |             16 |
|  nolabel_line53/FCDP/Calc/CCU/ctrl        |                                         |                                    |                5 |             18 |
|  debounced_clock_signal_BUFG              | nolabel_line53/FCCU/error_led[7]        |                                    |                3 |             20 |
|  nolabel_line53/FCCU/ctrl_reg[10]_i_2_n_0 |                                         |                                    |                3 |             20 |
|  debounced_clock_signal_BUFG              | nolabel_line53/FCDP/Calc/CCU/Q[4]       |                                    |                2 |             32 |
|  clk100MHz_IBUF_BUFG                      |                                         | rst_IBUF                           |               10 |             66 |
|  debounced_clock_signal_BUFG              |                                         |                                    |               12 |             88 |
|  clk_BUFG                                 |                                         |                                    |               19 |            134 |
+-------------------------------------------+-----------------------------------------+------------------------------------+------------------+----------------+


