INFO:sim:172 - Generating IP...
Resolving generics for 'flash_fifo_4k_16'...
Applying external generics to 'flash_fifo_4k_16'...
Delivering associated files for 'flash_fifo_4k_16'...
Delivering EJava files for 'flash_fifo_4k_16'...
Generating implementation netlist for 'flash_fifo_4k_16'...
INFO:sim - Pre-processing HDL files for 'flash_fifo_4k_16'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'flash_fifo_4k_16'
Running ngcbuild...
Writing VEO instantiation template for 'flash_fifo_4k_16'...
Writing Verilog behavioral simulation model for 'flash_fifo_4k_16'...
WARNING:sim - Overwriting existing file
   C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus
   /project_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16/doc/fifo_genera
   tor_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16
Delivered 1 file into directory
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'flash_fifo_4k_16'...
Generating metadata file...
Generating ISE project file for 'flash_fifo_4k_16'...
Generating ISE project...
XCO file found: flash_fifo_4k_16.xco
XMDF file found: flash_fifo_4k_16_xmdf.tcl
Adding
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.asy -view all
-origin_type imported
Adding
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.ngc -view all
-origin_type created
Checking file
"C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/p
roject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.ngc" for project
device match ...
File
"C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/p
roject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.ngc" device
information matches project device.
Adding
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.sym -view all
-origin_type imported
Adding
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plu
   s/project_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Administrator/Desktop/version/CAMERA_TOP6.5_20171205_frame_test_plus/pr
oject_14.7/CAMERAL_TOP/ipcore_dir/tmp/_cg/flash_fifo_4k_16.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/flash_fifo_4k_16"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'flash_fifo_4k_16'.
