#! 
:ivl_version "13.0 (devel)" "(s20221226-126-gb210eb826)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\techu\Desktop\oss_old\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\techu\Desktop\oss_old\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\techu\Desktop\oss_old\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\techu\Desktop\oss_old\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\techu\Desktop\oss_old\OSS-CA~1\lib\ivl\va_math.vpi";
S_0000000004967740 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v00000000049dbd10_0 .var "btn", 0 0;
v00000000049dbc70_0 .var "clk", 0 0;
v00000000049db590_0 .net "led", 5 0, v0000000004932e60_0;  1 drivers
v00000000049db8b0_0 .var "uart_rx", 0 0;
v00000000049dbdb0_0 .net "uart_tx", 0 0, L_0000000004971f00;  1 drivers
S_00000000049678d0 .scope module, "u" "uart" 2 8, 3 3 0, S_0000000004967740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 6 "led";
    .port_info 4 /INPUT 1 "btn1";
P_0000000004932b80 .param/l "DELAY_FRAMES" 0 3 5, C4<00001000>;
P_0000000004932bb8 .param/l "HALF_DELAY_WAIT" 1 3 15, C4<00000000000000000000000000000100>;
P_0000000004932bf0 .param/l "MEMORY_LENGTH" 1 3 87, +C4<00000000000000000000000000001100>;
P_0000000004932c28 .param/l "RX_STATE_IDLE" 1 3 23, +C4<00000000000000000000000000000000>;
P_0000000004932c60 .param/l "RX_STATE_READ" 1 3 26, +C4<00000000000000000000000000000011>;
P_0000000004932c98 .param/l "RX_STATE_READ_WAIT" 1 3 25, +C4<00000000000000000000000000000010>;
P_0000000004932cd0 .param/l "RX_STATE_START_BIT" 1 3 24, +C4<00000000000000000000000000000001>;
P_0000000004932d08 .param/l "RX_STATE_STOP_BIT" 1 3 27, +C4<00000000000000000000000000000101>;
P_0000000004932d40 .param/l "TX_STATE_DEBOUNCE" 1 3 109, +C4<00000000000000000000000000000100>;
P_0000000004932d78 .param/l "TX_STATE_IDLE" 1 3 105, +C4<00000000000000000000000000000000>;
P_0000000004932db0 .param/l "TX_STATE_START_BIT" 1 3 106, +C4<00000000000000000000000000000001>;
P_0000000004932de8 .param/l "TX_STATE_STOP_BIT" 1 3 108, +C4<00000000000000000000000000000011>;
P_0000000004932e20 .param/l "TX_STATE_WRITE" 1 3 107, +C4<00000000000000000000000000000010>;
L_0000000004971f00 .functor BUFZ 1, v00000000049dbef0_0, C4<0>, C4<0>, C4<0>;
v0000000004960410_0 .net "btn1", 0 0, v00000000049dbd10_0;  1 drivers
v0000000004a3aa80_0 .var "byteReady", 0 0;
v0000000004a3ab20_0 .net "clk", 0 0, v00000000049dbc70_0;  1 drivers
v0000000004967a60_0 .var "dataIn", 7 0;
v0000000004967b00_0 .var "dataOut", 7 0;
v0000000004932e60_0 .var "led", 5 0;
v0000000004932f00_0 .var "rxBitNumber", 2 0;
v0000000004932fa0_0 .var "rxCounter", 12 0;
v00000000049645f0_0 .var "rxState", 3 0;
v0000000004964690 .array "testMemory", 0 11, 7 0;
v0000000004964730_0 .var "txBitNumber", 2 0;
v00000000049dbf90_0 .var "txByteCounter", 3 0;
v00000000049db310_0 .var "txCounter", 24 0;
v00000000049dbef0_0 .var "txPinRegister", 0 0;
v00000000049db4f0_0 .var "txState", 3 0;
v00000000049db1d0_0 .net "uart_rx", 0 0, v00000000049db8b0_0;  1 drivers
v00000000049db270_0 .net "uart_tx", 0 0, L_0000000004971f00;  alias, 1 drivers
E_0000000004961cb0 .event posedge, v0000000004a3ab20_0;
    .scope S_00000000049678d0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000049645f0_0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000004932fa0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000004967a60_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000004932f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a3aa80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000049db4f0_0, 0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v00000000049db310_0, 0, 25;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000004967b00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049dbef0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000004964730_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000049dbf90_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000000049678d0;
T_1 ;
    %wait E_0000000004961cb0;
    %load/vec4 v00000000049645f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000000049db1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000049645f0_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004932f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004a3aa80_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000000004932fa0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000049645f0_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000000004932fa0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000000004932fa0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
    %load/vec4 v0000000004932fa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000049645f0_0, 0;
T_1.10 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
    %load/vec4 v00000000049db1d0_0;
    %load/vec4 v0000000004967a60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000004967a60_0, 0;
    %load/vec4 v0000000004932f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000004932f00_0, 0;
    %load/vec4 v0000000004932f00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000049645f0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000049645f0_0, 0;
T_1.13 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000004932fa0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
    %load/vec4 v0000000004932fa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000049645f0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000004932fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004a3aa80_0, 0;
T_1.14 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000049678d0;
T_2 ;
    %wait E_0000000004961cb0;
    %load/vec4 v0000000004a3aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000004967a60_0;
    %parti/s 6, 0, 2;
    %inv;
    %assign/vec4 v0000000004932e60_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000049678d0;
T_3 ;
    %pushi/vec4 76, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 121, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 76, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004964690, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000000049678d0;
T_4 ;
    %wait E_0000000004961cb0;
    %load/vec4 v00000000049db4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000000004960410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000049dbf90_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000049dbef0_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000049dbef0_0, 0;
    %load/vec4 v00000000049db310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
    %load/vec4 v00000000049dbf90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004964690, 4;
    %assign/vec4 v0000000004967b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004964730_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000000049db310_0;
    %addi 1, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
T_4.9 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000000004967b00_0;
    %load/vec4 v0000000004964730_0;
    %part/u 1;
    %assign/vec4 v00000000049dbef0_0, 0;
    %load/vec4 v00000000049db310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0000000004964730_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
    %load/vec4 v0000000004964730_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000004964730_0, 0;
T_4.13 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000000049db310_0;
    %addi 1, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
T_4.11 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000049dbef0_0, 0;
    %load/vec4 v00000000049db310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v00000000049dbf90_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v00000000049dbf90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000049dbf90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
T_4.17 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v00000000049db310_0;
    %addi 1, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
T_4.15 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000049db310_0;
    %cmpi/e 262143, 0, 25;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0000000004960410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000049db4f0_0, 0;
T_4.20 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v00000000049db310_0;
    %addi 1, 0, 25;
    %assign/vec4 v00000000049db310_0, 0;
T_4.19 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000004967740;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049dbc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049dbd10_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000004967740;
T_6 ;
    %delay 1, 0;
    %load/vec4 v00000000049dbc70_0;
    %inv;
    %store/vec4 v00000000049dbc70_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000004967740;
T_7 ;
    %vpi_call 2 20 "$display", "Starting UART RX" {0 0 0};
    %vpi_call 2 21 "$monitor", "LED Value %b", v00000000049db590_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049db8b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000049dbd10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000049dbd10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000004967740;
T_8 ;
    %vpi_call 2 38 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000004967740 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\Users\techu\Desktop\TangNano9k\UART\uart_tb.v";
    "c:\Users\techu\Desktop\TangNano9k\UART\uart.v";
