Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 13 00:00:55 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.302    0.160 5.99e+06    0.468 100.0
  DFT_CLK_ALU (MUX2x1_0)               4.62e-02 1.32e-03 3.29e+03 4.75e-02  10.2
  DFT_CLK_TX (MUX2x1_1)                1.05e-03 1.02e-04 3.29e+03 1.15e-03   0.2
  DFT_RST_SYN (MUX2x1_2)               6.00e-04 1.28e-04 3.29e+03 7.31e-04   0.2
  DFT_RST_REF (MUX2x1_3)               2.54e-04 1.05e-04 4.65e+03 3.64e-04   0.1
  DFT_CLK_REF (MUX2x1_4)                  0.184 3.10e-03 3.29e+03    0.187  40.0
  DFT_RST_UART (MUX2x1_5)              9.76e-05 4.86e-05 2.90e+03 1.49e-04   0.0
  DFT_CLK_UART (MUX2x1_6)              5.77e-03 1.73e-04 3.29e+03 5.95e-03   1.3
  SYS_CTRL1 (SYS_CTRL_test_1)          1.11e-02 2.53e-02 5.91e+05 3.70e-02   7.9
    RX_Control (Controller_FSM_RX_test_1)
                                       2.20e-03 6.31e-03 2.64e+05 8.77e-03   1.9
    TX_Control (Controller_FSM_TX_test_1)
                                       7.41e-03 1.89e-02 3.18e+05 2.66e-02   5.7
  REG_FILE1 (Reg_File_test_1)          2.25e-02 8.12e-02 2.14e+06    0.106  22.6
  ALU1 (ALU_test_1)                    7.93e-03 2.62e-02 1.86e+06 3.60e-02   7.7
    U6 (OR_Gate)                       3.05e-05 6.57e-06 7.32e+03 4.44e-05   0.0
    U5 (Shift_Unit_Width16_test_1)     1.51e-03 5.34e-03 1.06e+05 6.95e-03   1.5
    U4 (CMP_Unit_Width16_test_1)       4.08e-04 1.63e-03 9.05e+04 2.13e-03   0.5
    U3 (Logic_Unit_Width16_test_1)     2.44e-03 9.21e-03 1.76e+05 1.18e-02   2.5
    U2 (Arithmatic_Unit_Width16_test_1)
                                       2.62e-03 9.95e-03 1.41e+06 1.40e-02   3.0
      mult_30 (Arithmatic_Unit_Width16_DW02_mult_0)
                                          0.000    0.000 6.18e+05 6.18e-04   0.1
      add_20 (Arithmatic_Unit_Width16_DW01_add_0)
                                          0.000    0.000 7.23e+04 7.23e-05   0.0
      sub_25 (Arithmatic_Unit_Width16_DW01_sub_0)
                                          0.000    0.000 8.56e+04 8.56e-05   0.0
      div_35 (Arithmatic_Unit_Width16_DW_div_uns_0)
                                          0.000    0.000 4.41e+05 4.41e-04   0.1
    U7 (Decoder2X4_ALU_OUT_Width16)    2.02e-05 5.49e-06 6.56e+04 9.13e-05   0.0
    U1 (Decoder2X4)                       0.000    0.000 6.26e+03 6.26e-06   0.0
  CLK_Gate1 (CLK_Gate)                 1.88e-03 9.06e-04 6.64e+03 2.79e-03   0.6
  TX_DIV1 (CLK_Divider_test_1)         3.73e-03 3.02e-03 3.41e+05 7.09e-03   1.5
  RST_SYNC2 (RST_SYNC_test_1)          5.71e-05 3.58e-04 1.35e+04 4.29e-04   0.1
  RST_SYNC1 (RST_SYNC_test_0)          2.18e-04 1.45e-03 1.39e+04 1.68e-03   0.4
  SYNC_TX1 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       1.26e-03 1.57e-03 1.20e+05 2.94e-03   0.6
  Data_Valid_TX_SYNC1 (BIT_SYNC_NUM_STAGES2_BUS_WIDTH1_test_1)
                                       2.05e-04 2.95e-04 1.28e+04 5.13e-04   0.1
  BUSY_SYNC1 (BIT_SYNC_NUM_STAGES2_BUS_WIDTH1_test_0)
                                          0.000 1.04e-03 1.15e+04 1.05e-03   0.2
  SYNC_RX1 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_0)
                                       1.82e-03 6.39e-03 1.08e+05 8.31e-03   1.8
  U1 (UART_test_1)                     1.01e-02 7.29e-03 7.36e+05 1.81e-02   3.9
    UARTRX (UART_RX_test_1)            7.51e-03 5.24e-03 5.12e+05 1.33e-02   2.8
      Deserializer1 (Deserializer_test_1)
                                       1.42e-03 1.57e-03 1.07e+05 3.11e-03   0.7
      Check3 (Stop_Check)              2.01e-05 7.54e-06 4.14e+03 3.18e-05   0.0
      Check1 (Start_Check)             1.55e-05 5.28e-06 1.24e+03 2.20e-05   0.0
      Check2 (Parity_Check_test_1)     1.09e-04 1.80e-04 5.89e+04 3.47e-04   0.1
      Sample1 (Data_Sampling_test_1)   2.20e-03 1.07e-03 1.72e+05 3.44e-03   0.7
      Counter1 (Edge_Bit_Counter_test_1)
                                       1.69e-03 1.26e-03 9.14e+04 3.04e-03   0.7
      FSM1 (FSM_RX_test_1)             9.48e-04 1.07e-03 7.60e+04 2.10e-03   0.4
    UARTTX (UART_TX_test_1)            2.25e-03 2.02e-03 2.23e+05 4.49e-03   1.0
      U4 (Serializer_test_1)           6.67e-04 8.59e-04 8.95e+04 1.62e-03   0.3
      U3 (Parity_Calc_test_1)          5.69e-05 1.93e-04 5.00e+04 3.00e-04   0.1
      U2 (MUX4x1_test_1)               3.24e-04 2.12e-04 1.56e+04 5.52e-04   0.1
      U1 (FSM_TX_test_1)               4.95e-04 7.02e-04 5.44e+04 1.25e-03   0.3
1
