\hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type}{}\section{D\+M\+A\+C\+\_\+\+P\+R\+I\+C\+T\+R\+L0\+\_\+\+Type Union Reference}
\label{union_d_m_a_c___p_r_i_c_t_r_l0___type}\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}


{\ttfamily \#include $<$dmac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a88fe7fcc7c47a26cef86a8d3462a8696}{LVLPRI0}}:4\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_adadf6e465f23bd1954cd992ab7f6cb44}{RRLVLEN0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a90a0fd6f525b4faf8acd725dfdab3320}{LVLPRI1}}:4\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_ad43137c4686eaf29ccbf647bf4e7a253}{RRLVLEN1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a1b6bebf9dc87c18d905b8d89aa8c3ef2}{LVLPRI2}}:4\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_ab57c3946fd3981e4d7adb86c8eda2293}{RRLVLEN2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a7cd339ac4ad58b9a5046b840093679fd}{LVLPRI3}}:4\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a4854608c0e776f0704a4d9a4b98ea57d}{\_\_pad3\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_afcf5b5938a12e866c69030cb74dd7e67}{RRLVLEN3}}:1\\
\} \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a051aa78c4ef2b8a4c90dbfc970588444}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 4.. 6 Reserved \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 12..14 Reserved \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 20..22 Reserved \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a4854608c0e776f0704a4d9a4b98ea57d}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a4854608c0e776f0704a4d9a4b98ea57d}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!\_\_pad3\_\_@{\_\_pad3\_\_}}
\index{\_\_pad3\_\_@{\_\_pad3\_\_}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{\_\_pad3\_\_}{\_\_pad3\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad3\+\_\+\+\_\+}

bit\+: 28..30 Reserved \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a051aa78c4ef2b8a4c90dbfc970588444}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a051aa78c4ef2b8a4c90dbfc970588444}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!bit@{bit}}
\index{bit@{bit}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a88fe7fcc7c47a26cef86a8d3462a8696}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a88fe7fcc7c47a26cef86a8d3462a8696}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!LVLPRI0@{LVLPRI0}}
\index{LVLPRI0@{LVLPRI0}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{LVLPRI0}{LVLPRI0}}
{\footnotesize\ttfamily uint32\+\_\+t L\+V\+L\+P\+R\+I0}

bit\+: 0.. 3 Level 0 Channel Priority Number \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a90a0fd6f525b4faf8acd725dfdab3320}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a90a0fd6f525b4faf8acd725dfdab3320}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!LVLPRI1@{LVLPRI1}}
\index{LVLPRI1@{LVLPRI1}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{LVLPRI1}{LVLPRI1}}
{\footnotesize\ttfamily uint32\+\_\+t L\+V\+L\+P\+R\+I1}

bit\+: 8..11 Level 1 Channel Priority Number \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a1b6bebf9dc87c18d905b8d89aa8c3ef2}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a1b6bebf9dc87c18d905b8d89aa8c3ef2}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!LVLPRI2@{LVLPRI2}}
\index{LVLPRI2@{LVLPRI2}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{LVLPRI2}{LVLPRI2}}
{\footnotesize\ttfamily uint32\+\_\+t L\+V\+L\+P\+R\+I2}

bit\+: 16..19 Level 2 Channel Priority Number \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a7cd339ac4ad58b9a5046b840093679fd}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a7cd339ac4ad58b9a5046b840093679fd}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!LVLPRI3@{LVLPRI3}}
\index{LVLPRI3@{LVLPRI3}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{LVLPRI3}{LVLPRI3}}
{\footnotesize\ttfamily uint32\+\_\+t L\+V\+L\+P\+R\+I3}

bit\+: 24..27 Level 3 Channel Priority Number \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_a6b91636401516a477989a336376d7b40}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_a6b91636401516a477989a336376d7b40}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!reg@{reg}}
\index{reg@{reg}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_adadf6e465f23bd1954cd992ab7f6cb44}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_adadf6e465f23bd1954cd992ab7f6cb44}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!RRLVLEN0@{RRLVLEN0}}
\index{RRLVLEN0@{RRLVLEN0}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{RRLVLEN0}{RRLVLEN0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+R\+L\+V\+L\+E\+N0}

bit\+: 7 Level 0 Round-\/\+Robin Scheduling Enable \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_ad43137c4686eaf29ccbf647bf4e7a253}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_ad43137c4686eaf29ccbf647bf4e7a253}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!RRLVLEN1@{RRLVLEN1}}
\index{RRLVLEN1@{RRLVLEN1}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{RRLVLEN1}{RRLVLEN1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+R\+L\+V\+L\+E\+N1}

bit\+: 15 Level 1 Round-\/\+Robin Scheduling Enable \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_ab57c3946fd3981e4d7adb86c8eda2293}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_ab57c3946fd3981e4d7adb86c8eda2293}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!RRLVLEN2@{RRLVLEN2}}
\index{RRLVLEN2@{RRLVLEN2}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{RRLVLEN2}{RRLVLEN2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+R\+L\+V\+L\+E\+N2}

bit\+: 23 Level 2 Round-\/\+Robin Scheduling Enable \mbox{\Hypertarget{union_d_m_a_c___p_r_i_c_t_r_l0___type_afcf5b5938a12e866c69030cb74dd7e67}\label{union_d_m_a_c___p_r_i_c_t_r_l0___type_afcf5b5938a12e866c69030cb74dd7e67}} 
\index{DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}!RRLVLEN3@{RRLVLEN3}}
\index{RRLVLEN3@{RRLVLEN3}!DMAC\_PRICTRL0\_Type@{DMAC\_PRICTRL0\_Type}}
\subsubsection{\texorpdfstring{RRLVLEN3}{RRLVLEN3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+R\+L\+V\+L\+E\+N3}

bit\+: 31 Level 3 Round-\/\+Robin Scheduling Enable 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dmac_8h}{dmac.\+h}}\end{DoxyCompactItemize}
