<div id="pfac" class="pf w0 h0" data-page-no="ac"><div class="pc pcac w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgac.png"/><div class="t m0 x19 h9 yef2 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-16.<span class="_ _1a"> </span>SPI0 Signal Descriptions</div><div class="t m0 x4b h10 yef3 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yef4 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yef3 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x4f h7 yef5 ff2 fs4 fc0 sc0 ls0 ws0">SPI0_MISO<span class="_ _5d"> </span>MISO<span class="_ _47"> </span>Master Data In, Slave Data Out<span class="_ _17e"> </span>I/O</div><div class="t m0 x4f h7 yef6 ff2 fs4 fc0 sc0 ls0 ws0">SPI0_MOSI<span class="_ _5d"> </span>MOSI<span class="_ _47"> </span>Master Data Out, Slave Data In<span class="_ _17e"> </span>I/O</div><div class="t m0 x4f h7 yef7 ff2 fs4 fc0 sc0 ls0 ws0">SPI0_SCLK<span class="_ _14f"> </span>SPSCK<span class="_ _25"> </span>SPI Serial Clock<span class="_ _17f"> </span>I/O</div><div class="t m0 x4f h7 yef8 ff2 fs4 fc0 sc0 ls0 ws0">SPI0_PCS0<span class="_ _61"> </span>SS<span class="_ _52"> </span>Slave Select<span class="_ _180"> </span>I/O</div><div class="t m0 x19 h9 yef9 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-17.<span class="_ _1a"> </span>SPI1 Signal Descriptions</div><div class="t m0 x4b h10 y1e4 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yefa ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 y1e4 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x4f h7 yefb ff2 fs4 fc0 sc0 ls0 ws0">SPI1_MISO<span class="_ _5d"> </span>MISO<span class="_ _47"> </span>Master Data In, Slave Data Out<span class="_ _17e"> </span>I/O</div><div class="t m0 x4f h7 yefc ff2 fs4 fc0 sc0 ls0 ws0">SPI1_MOSI<span class="_ _5d"> </span>MOSI<span class="_ _47"> </span>Master Data Out, Slave Data In<span class="_ _17e"> </span>I/O</div><div class="t m0 x4f h7 y2c0 ff2 fs4 fc0 sc0 ls0 ws0">SPI1_SCLK<span class="_ _14f"> </span>SPSCK<span class="_ _25"> </span>SPI Serial Clock<span class="_ _17f"> </span>I/O</div><div class="t m0 x4f h7 y2c1 ff2 fs4 fc0 sc0 ls0 ws0">SPI1_PCS0<span class="_ _61"> </span>SS<span class="_ _52"> </span>Slave Select<span class="_ _180"> </span>I/O</div><div class="t m0 x2f h6e yefd ff1 fs2 fc0 sc0 ls0 ws0">Table 10-18.<span class="_ _1a"> </span>I<span class="fs4 ws190 v13">2</span>C 0 Signal Descriptions</div><div class="t m0 x4b h10 yefe ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yeff ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yefe ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x95 h17 yf00 ff2 fs4 fc0 sc0 ls0 ws0">I2C0_SCL<span class="_ _97"> </span>SCL<span class="_ _45"> </span>Bidirectional serial clock line of the I<span class="fs9 ls142 v4">2</span>C system.<span class="_ _15f"> </span>I/O</div><div class="t m0 x34 h17 y1f3 ff2 fs4 fc0 sc0 ls0 ws0">I2C0_SDA<span class="_ _34"> </span>SDA<span class="_ _45"> </span>Bidirectional serial data line of the I<span class="fs9 ls142 v4">2</span>C system.<span class="_ _181"> </span>I/O</div><div class="t m0 x2f h6e yf01 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-19.<span class="_ _1a"> </span>I<span class="fs4 ws190 v13">2</span>C 1 Signal Descriptions</div><div class="t m0 x4b h10 yf02 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yf03 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yf02 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x95 h17 y323 ff2 fs4 fc0 sc0 ls0 ws0">I2C1_SCL<span class="_ _97"> </span>SCL<span class="_ _45"> </span>Bidirectional serial clock line of the I<span class="fs9 ls142 v4">2</span>C system.<span class="_ _15f"> </span>I/O</div><div class="t m0 x34 h17 y324 ff2 fs4 fc0 sc0 ls0 ws0">I2C1_SDA<span class="_ _34"> </span>SDA<span class="_ _45"> </span>Bidirectional serial data line of the I<span class="fs9 ls142 v4">2</span>C system.<span class="_ _181"> </span>I/O</div><div class="t m0 x24 h9 yf04 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-20.<span class="_ _1a"> </span>UART 0 Signal Descriptions</div><div class="t m0 x4b h10 yf05 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yf06 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yf05 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x4f h7 yf07 ff2 fs4 fc0 sc0 ls0 ws0">UART0_TX<span class="_ _131"> </span>TXD<span class="_ _45"> </span>Transmit data<span class="_ _182"> </span>O</div><div class="t m0 x4f h7 yf08 ff2 fs4 fc0 sc0 ls0 ws0">UART0_RX<span class="_ _37"> </span>RXD<span class="_ _b6"> </span>Receive data<span class="_ _183"> </span>I</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Module Signal Description Tables</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">172<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
