{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744332497355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744332497365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:48:17 2025 " "Processing started: Thu Apr 10 19:48:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744332497365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332497365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332497366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744332499514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744332499514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744332504812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332504812 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_synth.v 1 1 " "Using design file mem_synth.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Synth " "Found entity 1: Mem_Synth" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744332505196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744332505196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(175) " "Verilog HDL or VHDL warning at mem_synth.v(175): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 175 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332505205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(201) " "Verilog HDL or VHDL warning at mem_synth.v(201): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 201 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332505205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(227) " "Verilog HDL or VHDL warning at mem_synth.v(227): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 227 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332505207 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(253) " "Verilog HDL or VHDL warning at mem_synth.v(253): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 253 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332505207 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(279) " "Verilog HDL or VHDL warning at mem_synth.v(279): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 279 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332505207 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(305) " "Verilog HDL or VHDL warning at mem_synth.v(305): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 305 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332505207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_Synth " "Elaborating entity \"Mem_Synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744332505209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rden_reg mem_synth.v(56) " "Verilog HDL or VHDL warning at mem_synth.v(56): object \"rden_reg\" assigned a value but never read" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744332505210 "|Mem_Synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:idut " "Elaborating entity \"mem\" for hierarchy \"mem:idut\"" {  } { { "mem_synth.v" "idut" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744332505448 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bram.data_a 0 mem.sv(9) " "Net \"bram.data_a\" at mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744332505595 "|Mem_Synth|mem:idut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bram.waddr_a 0 mem.sv(9) " "Net \"bram.waddr_a\" at mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744332505595 "|Mem_Synth|mem:idut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bram.we_a 0 mem.sv(9) " "Net \"bram.we_a\" at mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744332505595 "|Mem_Synth|mem:idut"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744332507172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744332507359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744332508447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744332508447 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744332509425 "|Mem_Synth|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744332509425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744332509427 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744332509427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744332509427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744332509427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744332509636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:48:29 2025 " "Processing ended: Thu Apr 10 19:48:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744332509636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744332509636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744332509636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332509636 ""}
