
---------- Begin Simulation Statistics ----------
final_tick                                86508130000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151168                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752204                       # Number of bytes of host memory used
host_op_rate                                   274717                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   661.52                       # Real time elapsed on the host
host_tick_rate                              130772565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     181729532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086508                       # Number of seconds simulated
sim_ticks                                 86508130000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20701081                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              37943                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1849728                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23042672                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9998696                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20701081                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10702385                       # Number of indirect misses.
system.cpu.branchPred.lookups                23042672                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  227542                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1345754                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 126566257                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99665316                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1849806                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15783777                       # Number of branches committed
system.cpu.commit.bw_lim_events              11356897                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        52449531                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              181729532                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     77819961                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.335256                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.844480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     29205515     37.53%     37.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16497072     21.20%     58.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5920527      7.61%     66.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5576623      7.17%     73.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4284790      5.51%     79.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2344739      3.01%     82.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1493080      1.92%     83.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1140718      1.47%     85.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11356897     14.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     77819961                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     614173                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               134095                       # Number of function calls committed.
system.cpu.commit.int_insts                 181113105                       # Number of committed integer instructions.
system.cpu.commit.loads                      25443115                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       525203      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        139580324     76.81%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2035587      1.12%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10087      0.01%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10460      0.01%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20122      0.01%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25038906     13.78%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13940603      7.67%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       404209      0.22%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       157486      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         181729532                       # Class of committed instruction
system.cpu.commit.refs                       39541204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     181729532                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.865081                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.865081                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     26208954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26208954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54120.129870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54120.129870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55597.462514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55597.462514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     26194786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26194786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    766774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    766774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    241015000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    241015000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4335                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58048.514793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58048.514793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55953.703264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55953.703264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14096606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14096606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98101990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98101990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     94281990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     94281990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1685                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.743094                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         6061                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     40307250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40307250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54538.781057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54538.781057                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55697.174419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55697.174419                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     40291392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40291392                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data    864875990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    864875990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        15858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15858                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         9838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    335296990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    335296990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     40307250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40307250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54538.781057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54538.781057                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55697.174419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55697.174419                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     40291392                       # number of overall hits
system.cpu.dcache.overall_hits::total        40291392                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data    864875990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    864875990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000393                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        15858                       # number of overall misses
system.cpu.dcache.overall_misses::total         15858                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         9838                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9838                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    335296990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    335296990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6020                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4990                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1021                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           6700.600599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         80620514                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.972163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              6014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          80620514                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.972163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40297412                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1682                       # number of writebacks
system.cpu.dcache.writebacks::total              1682                       # number of writebacks
system.cpu.decode.BlockedCycles               9793390                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              258337314                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 34503138                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  36499352                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1888134                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2838736                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    30944281                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         40222                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    15710741                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         14582                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    23042672                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  20550259                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47151140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                715682                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      149846062                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         4673                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           824                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 3776268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.266364                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           36477854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10226238                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.732162                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           85522750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.136419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.524788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42688676     49.91%     49.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2357903      2.76%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1712010      2.00%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2599588      3.04%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4385742      5.13%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2911907      3.40%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3269943      3.82%     70.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1843546      2.16%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 23753435     27.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             85522750                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    383673                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   562970                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     20550259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20550259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25286.455761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25286.455761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24777.510916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24777.510916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     19667463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19667463                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22322782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22322782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       882796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        882796                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       100452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       100452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19384537000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19384537000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.038070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.038070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       782344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       782344                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.238095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   245.666667                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          737                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     20550259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20550259                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25286.455761                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25286.455761                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24777.510916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24777.510916                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     19667463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19667463                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  22322782000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22322782000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042958                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       882796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         882796                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       100452                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       100452                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19384537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19384537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.038070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.038070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       782344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       782344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     20550259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20550259                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25286.455761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25286.455761                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24777.510916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24777.510916                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     19667463                       # number of overall hits
system.cpu.icache.overall_hits::total        19667463                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  22322782000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22322782000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042958                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       882796                       # number of overall misses
system.cpu.icache.overall_misses::total        882796                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       100452                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       100452                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19384537000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19384537000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.038070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.038070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       782344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       782344                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 782081                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             26.139182                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         41882861                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.952175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            782343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          41882861                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.952175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20449806                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       782081                       # number of writebacks
system.cpu.icache.writebacks::total            782081                       # number of writebacks
system.cpu.idleCycles                          985381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2197260                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 17333373                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.430389                       # Inst execution rate
system.cpu.iew.exec_refs                     46648721                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15710092                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5845203                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34562726                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              52599                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            106686                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18884450                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234178953                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30938629                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4247407                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210248375                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    660                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 18509                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1888134                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 19506                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4694493                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        26163                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        49365                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          883                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9119611                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4786361                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          49365                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1775826                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         421434                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243519131                       # num instructions consuming a value
system.cpu.iew.wb_count                     207780367                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641406                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156194578                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.401859                       # insts written-back per cycle
system.cpu.iew.wb_sent                      208733562                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                329819173                       # number of integer regfile reads
system.cpu.int_regfile_writes               176313267                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.155961                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.155961                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            931841      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             163019572     76.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2246422      1.05%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4742      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19855      0.01%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1500      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10675      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  577      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  468      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25884      0.01%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 87      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             238      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31410485     14.64%     92.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15849008      7.39%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          663004      0.31%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         311217      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214495782                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1103880                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2165851                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       820699                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2567635                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4387228                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020454                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3684431     83.98%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    15      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     32      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 524584     11.96%     95.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119612      2.73%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30263      0.69%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            28272      0.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              216847289                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          517408905                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    206959668                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284106650                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  234022209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 214495782                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              156744                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        52449413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            673214                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         156031                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     81472948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      85522750                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.508055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.443980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29249943     34.20%     34.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8615149     10.07%     44.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10061754     11.77%     56.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7876241      9.21%     65.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8165683      9.55%     74.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8223865      9.62%     84.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7046677      8.24%     92.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4201221      4.91%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2082217      2.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85522750                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.479487                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    20550406                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           401                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           5139647                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2899393                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34562726                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18884450                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83874711                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                         86508131                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     86508130000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 6141484                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             243935147                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1658714                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 36234485                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28682                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 66761                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             657838714                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              250665364                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           330444006                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37461961                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1635661                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1888134                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3786249                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 86508835                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1227650                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        404131869                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10437                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                764                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8929676                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            724                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    300642127                       # The number of ROB reads
system.cpu.rob.rob_writes                   476146561                       # The number of ROB writes
system.cpu.timesIdled                          237906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          218                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           218                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79483.493825                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79483.493825                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    469826932                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    469826932                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5911                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       782338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         782338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 125124.914207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125124.914207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 106203.924317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106203.924317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         780881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             780881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    182307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    151553000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    151553000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1427                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104330.745342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104330.745342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84489.096573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84489.096573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1035                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     67189000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      67189000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.383562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 644                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     54242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     54242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.382370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.382370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            642                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98198.979592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98198.979592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91573.830409                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91573.830409                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    173223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    173223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.406920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.406920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          396                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          396                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    125273000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    125273000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.315571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.315571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1368                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       781960                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       781960                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       781960                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           781960                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1682                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1682                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           782338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               788352                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 125124.914207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99838.870432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109371.021992                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 106203.924317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89310.945274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96324.701775                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               780881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3606                       # number of demand (read+write) hits
system.l2.demand_hits::total                   784487                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    182307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    240412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        422719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.001862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.400399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004903                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2408                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3865                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             398                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    151553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    179515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    331068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.334220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3437                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          782338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              788352                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 125124.914207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99838.870432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109371.021992                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 106203.924317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89310.945274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79483.493825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85675.538297                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              780881                       # number of overall hits
system.l2.overall_hits::.cpu.data                3606                       # number of overall hits
system.l2.overall_hits::total                  784487                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    182307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    240412000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       422719000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.001862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.400399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004903                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1457                       # number of overall misses
system.l2.overall_misses::.cpu.data              2408                       # number of overall misses
system.l2.overall_misses::total                  3865                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            398                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                428                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    151553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    179515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    469826932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    800894932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.334220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9348                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             7500                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   23                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                7542                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   188                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           5502                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1664                       # Occupied blocks per task id
system.l2.tags.avg_refs                    164.674516                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12611942                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     133.446649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       845.211319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       690.772761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2419.310833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.206350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.168646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.590652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998228                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2424                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1672                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.591797                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      9598                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12611942                       # Number of tag accesses
system.l2.tags.tagsinuse                  4088.741561                       # Cycle average of tags in use
system.l2.tags.total_refs                     1580546                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       847                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 636                       # number of writebacks
system.l2.writebacks::total                       636                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    8089916.87                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                47403.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      5895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     28653.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         6.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.69                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1055716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1055716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1055716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1487028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      4364168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6906912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         470522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1055716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1487028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      4364168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7377434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         470522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               470522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    391.847197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.494716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.788059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          190     11.71%     11.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          656     40.42%     52.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      9.43%     61.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          168     10.35%     71.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           81      4.99%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      2.59%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      3.33%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      1.97%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          247     15.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1623                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 596864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  597504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   39104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                40704                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          91328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         128640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       377536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             597504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40704                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         5899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     54840.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37909.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48759.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        91328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       128256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       377280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1055715.803820981877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1482588.977475296240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4361208.593920594081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     78258004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     76197272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    287633843                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 570177320.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        39104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 452026.878860981029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 362632775750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               18980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                579                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         5899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                636                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    83.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.038894716500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     263.114286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    141.385203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    716.074790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            31     88.57%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      8.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    2914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      9336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9336                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        9336                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 84.28                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     7860                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   46630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   80672651000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               442089119                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    267226619                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.457143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.420255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.146423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     34.29%     34.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     54.29%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      8.57%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      636                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  636                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        636                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.38                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     454                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             75128850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5540640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       342070680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            244.680154                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      9351000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  85253768000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    325426502                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     128079271                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    750165227                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              5312160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  2944920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       124970400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                32422740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20478617580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21166822530                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          80509712229                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2009700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             76112670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  6047580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       459451350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            246.014201                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     15055250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      54340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  84860591500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    452225999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     118314282                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1007602969                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              7998240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3214365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       173654400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                34164900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         128459760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20391945540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21282228525                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          54950595968                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1179720                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        23612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       638208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       638208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  638208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            17177639                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48445392                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9336                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          636                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4304                       # Transaction distribution
system.membus.trans_dist::ReadExReq               642                       # Transaction distribution
system.membus.trans_dist::ReadExResp              642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2346762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2363792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    100122752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       492544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100615296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86508130000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3142961000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2347029999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18051996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     41088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           802570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001177                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 801627     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    941      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             802570                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       787074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          790                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1575435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            792                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           14212                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            786678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       782081                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8174                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        782344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4335                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
