
---------- Begin Simulation Statistics ----------
final_tick                               120508120892000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791488                       # Number of bytes of host memory used
host_op_rate                                    76111                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   211.04                       # Real time elapsed on the host
host_tick_rate                               12702624                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002681                       # Number of seconds simulated
sim_ticks                                  2680815750                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       615943                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19926                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       871308                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       502494                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       615943                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       113449                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          953572                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40515                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2659                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14101947                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7123847                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19949                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1269421                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1236793                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5185542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.097600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.122389                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       907725     17.50%     17.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1879432     36.24%     53.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       429056      8.27%     62.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       203680      3.93%     65.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       147077      2.84%     68.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       167302      3.23%     72.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       138977      2.68%     74.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42872      0.83%     75.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1269421     24.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5185542                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.536161                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.536161                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2443887                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17643988                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           558800                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1563206                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20168                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        764825                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3681323                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    58                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1406118                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    79                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              953572                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            849954                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4466793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10953244                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40336                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177852                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       863763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       543009                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.042902                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5350891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.341934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2540214     47.47%     47.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           134480      2.51%     49.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           107600      2.01%     52.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147585      2.76%     54.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182598      3.41%     58.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335995      6.28%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           173753      3.25%     67.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192326      3.59%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1536340     28.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5350891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2767829                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1377786                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34194                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789725                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.131948                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5081680                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1406118                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148144                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3708338                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1421289                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17299598                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3675562                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31520                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16792287                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         52476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20168                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         52667                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          139                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       382919                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       112781                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        27726                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          259                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26973044                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16775749                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498187                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13437619                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.128864                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16782786                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29007849                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13098388                       # number of integer regfile writes
system.switch_cpus.ipc                       1.865111                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.865111                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100169      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10429699     61.99%     62.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88242      0.52%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35094      0.21%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342873      2.04%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129521      0.77%     66.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       162924      0.97%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63002      0.37%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142564      0.85%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180634      1.07%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23603      0.14%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13162      0.08%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3399892     20.21%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1407211      8.36%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283711      1.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          478      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16823811                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1601337                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3179048                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560028                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1914948                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              194027                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011533                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          119630     61.66%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            113      0.06%     61.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3435      1.77%     63.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            18      0.01%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         4085      2.11%     65.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     65.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     65.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10132      5.22%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          49349     25.43%     96.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           861      0.44%     96.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6404      3.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15316332                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36092573                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15215721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16621691                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17299590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16823811                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            8                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1236784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        79085                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1770172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5350891                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.144114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.255248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       789690     14.76%     14.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       621922     11.62%     26.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       903939     16.89%     43.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       845799     15.81%     59.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       724428     13.54%     72.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       605658     11.32%     83.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       349755      6.54%     90.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       245518      4.59%     95.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       264182      4.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5350891                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.137828                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              849978                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    40                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       392718                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       334215                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3708338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1421289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6732811                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5361611                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          253834                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143867                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           866190                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         559247                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2462                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54957781                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17530356                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22503704                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2009265                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1257651                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20168                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2201429                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1751382                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3039277                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30013066                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4075294                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21215650                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34765114                       # The number of ROB writes
system.switch_cpus.timesIdled                     149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1886                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1246                       # Transaction distribution
system.membus.trans_dist::CleanEvict              470                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2790                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2790                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       330240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       330240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  330240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3914                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11770000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20761250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2680815750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           380                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6056                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2828288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2869056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3191                       # Total snoops (count)
system.tol2bus.snoopTraffic                     79744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28823                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065434                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26937     93.46%     93.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1886      6.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28823                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44251500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37869000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            567499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          247                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21718                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          247                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21471                       # number of overall hits
system.l2.overall_hits::total                   21718                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3775                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3914                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3775                       # number of overall misses
system.l2.overall_misses::total                  3914                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11126500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    290566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        301692500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11126500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    290566000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       301692500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.346561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.149529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.346561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.149529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84935.114504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76971.125828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77080.352580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84935.114504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76971.125828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77080.352580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1246                       # number of writebacks
system.l2.writebacks::total                      1246                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3906                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    252816000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    262632500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    252816000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    262632500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.346561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.149529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.152388                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.346561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.149529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152388                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74935.114504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66971.125828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67238.223246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74935.114504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66971.125828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67238.223246                       # average overall mshr miss latency
system.l2.replacements                           3191                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18940                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          257                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16406                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2790                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    206779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     206779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.145298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.145343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74140.910721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74114.336918                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    178889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    178889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.145298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.145291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64140.910721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64140.910721                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11126500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11126500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.346561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.350000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84935.114504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83657.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.346561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.344737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74935.114504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74935.114504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     83787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     83787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.162948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84976.673428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84547.931382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     73927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     73927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.162948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74976.673428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74976.673428                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1903.400016                       # Cycle average of tags in use
system.l2.tags.total_refs                        5259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.648073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     171.791424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.147423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.679280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    30.855150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1695.926739                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.083883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.828089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.929395                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1836                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    406144                       # Number of tag accesses
system.l2.tags.data_accesses                   406144                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       241600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             250496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        79744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1246                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             47747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            143240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3127406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     90121822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93440215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3127406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3175153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       29746170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29746170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       29746170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           143240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3127406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     90121822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123186385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000751672500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           66                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           66                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1246                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3906                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1246                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    325                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    44                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               41                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38129500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               105273250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10647.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29397.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     881                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1246                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.437982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.699039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.525039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          572     40.08%     40.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          478     33.50%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          137      9.60%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      7.64%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      1.82%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      1.26%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      0.98%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.40%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      3.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           66                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.257576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.003717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.566435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     96.97%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.52%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            66                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           66                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.848485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.837493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.613751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58     87.88%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            66                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 229184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   75392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  249984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                79744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2679546000                       # Total gap between requests
system.mem_ctrls.avgGap                     520098.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       220800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        75392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3127406.275496553630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 82362989.698191672564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28122783.149121679366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4416250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    100857000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  56835235000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33711.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26717.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45614153.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4226880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2246640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8268120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1477260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        505927440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        603237600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1336820100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.661685                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1563720750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1027644750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5961900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3168825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17300220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4671900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        615951120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        510710400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1369200525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.740257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1322202500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1269163000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2680805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       849519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           849532                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       849519                       # number of overall hits
system.cpu.icache.overall_hits::total          849532                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          435                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16436500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16436500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16436500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16436500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       849954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       849969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       849954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       849969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37785.057471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37612.128146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37785.057471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37612.128146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          257                       # number of writebacks
system.cpu.icache.writebacks::total               257                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          378                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14298500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14298500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14298500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14298500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37826.719577                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37826.719577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37826.719577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37826.719577                       # average overall mshr miss latency
system.cpu.icache.replacements                    257                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       849519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          849532                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16436500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16436500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       849954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       849969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37785.057471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37612.128146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14298500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14298500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37826.719577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37826.719577                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               52862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               257                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            205.688716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1700318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1700318                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4665587                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4665589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4665587                       # number of overall hits
system.cpu.dcache.overall_hits::total         4665589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26306                       # number of overall misses
system.cpu.dcache.overall_misses::total         26312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    596721499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    596721499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    596721499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    596721499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4691893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4691901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4691893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4691901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005608                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22683.855356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22678.682692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22683.855356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22678.682692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.857988                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18940                       # number of writebacks
system.cpu.dcache.writebacks::total             18940                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1060                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1060                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25246                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    555028499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    555028499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    555028499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    555028499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005381                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005381                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21984.809435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21984.809435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21984.809435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21984.809435                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3291250                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3291251                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    169661000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    169661000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3298361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3298367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23858.950921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23842.186622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    147163000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    147163000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24320.442902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24320.442902                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19195                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    427060499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    427060499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22248.528210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22247.369191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    407865499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    407865499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013774                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013774                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21248.528210                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21248.528210                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508120892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022164                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2238675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.400322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9409054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9409054                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120515893251000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64747                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792932                       # Number of bytes of host memory used
host_op_rate                                   103803                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   617.79                       # Real time elapsed on the host
host_tick_rate                               12581005                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007772                       # Number of seconds simulated
sim_ticks                                  7772359000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1771442                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        56593                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2561127                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1488848                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1771442                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       282594                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2801419                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118218                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5496                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42265686                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21351911                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        56593                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3816251                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3581845                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15066273                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.190267                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.134830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2301441     15.28%     15.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5684124     37.73%     53.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1202790      7.98%     60.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       569513      3.78%     64.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       451907      3.00%     67.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       457468      3.04%     70.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       437243      2.90%     73.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       145536      0.97%     74.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3816251     25.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15066273                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.518157                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.518157                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6896865                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52631033                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1663703                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4532576                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          57220                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2393147                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11081337                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    76                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4235776                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   183                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2801419                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2546412                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12910810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10647                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32724439                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          114440                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180217                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2575481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1607066                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.105181                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15543511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.428156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7144239     45.96%     45.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           414916      2.67%     48.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           327622      2.11%     50.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           443684      2.85%     53.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           556328      3.58%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1004120      6.46%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           499272      3.21%     66.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           583820      3.76%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4569510     29.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15543511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8164901                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4067711                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        96507                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2327905                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.228593                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15299967                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4235776                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          430351                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11156157                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4282813                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51647284                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11064191                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94475                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50187560                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         58641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          57220                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         59170                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          428                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1193753                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          740                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       321408                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        81472                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          740                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        80978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80870393                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50139998                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497501                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40233086                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.225533                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50160095                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87028680                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39203982                       # number of integer regfile writes
system.switch_cpus.ipc                       1.929916                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.929916                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298479      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31117601     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       256994      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103076      0.20%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1020634      2.03%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       382993      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475805      0.95%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190596      0.38%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413214      0.82%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          133      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523500      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68778      0.14%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38348      0.08%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10257693     20.40%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4240028      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       829302      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1376      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50282038                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4713661                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9360686                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596580                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5613624                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              581671                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011568                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344836     59.28%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            289      0.05%     59.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9842      1.69%     61.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            81      0.01%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            6      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7048      1.21%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29634      5.09%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         167208     28.75%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1544      0.27%     96.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        21183      3.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45851569                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107554722                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45543418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49616203                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51647263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50282038                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           21                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3581813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       226153                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5088360                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15543511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.234922                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.240247                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2060708     13.26%     13.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1782558     11.47%     24.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2557602     16.45%     41.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2529482     16.27%     57.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2179009     14.02%     71.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1834433     11.80%     83.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1066675      6.86%     90.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       756773      4.87%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       776271      4.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15543511                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.234670                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2546412                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1004235                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       801668                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11156157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4282813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20161326                       # number of misc regfile reads
system.switch_cpus.numCycles                 15544718                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          573276                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         361799                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2622798                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1017685                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8406                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164357971                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52302958                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67204913                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5936456                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4149899                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          57220                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6353761                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5050952                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8938089                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89911038                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12861091                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62897296                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103773404                       # The number of ROB writes
system.switch_cpus.timesIdled                     198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160897                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6271                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1447                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5691                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1227                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5619                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       816448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       816448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  816448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7066                       # Request fanout histogram
system.membus.reqLayer2.occupancy            39206500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37691750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7772359000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           697                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9116224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9205120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12156                       # Total snoops (count)
system.tol2bus.snoopTraffic                    364224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067716                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251260                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86336     93.23%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6271      6.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143827500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119631000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1046498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          676                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        72709                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73385                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          676                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        72709                       # number of overall hits
system.l2.overall_hits::total                   73385                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7045                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7066                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           21                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7045                       # number of overall misses
system.l2.overall_misses::total                  7066                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    549778500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        551573500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1795000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    549778500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       551573500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79754                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80451                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79754                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80451                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.030129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.088334                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.030129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.088334                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85476.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78038.112136                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78060.217945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85476.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78038.112136                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78060.217945                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5691                       # number of writebacks
system.l2.writebacks::total                      5691                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7066                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7066                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    479328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    480913500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    479328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    480913500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.030129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.088334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.030129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.088334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087830                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75476.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68038.112136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68060.217945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75476.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68038.112136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68060.217945                       # average overall mshr miss latency
system.l2.replacements                          12156                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62687                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62687                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          692                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1033                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1033                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        55566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55566                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5619                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    426706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     426706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.091836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.091836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75939.846948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75939.846948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    370516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    370516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.091836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.091836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65939.846948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65939.846948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.030129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85476.190476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85476.190476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.030129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.030129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75476.190476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75476.190476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1426                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1426                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    123072500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    123072500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.076795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86306.100982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86306.100982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    108812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    108812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.076795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76306.100982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76306.100982                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.270084                       # Cycle average of tags in use
system.l2.tags.total_refs                      204311                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14204                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.384047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     358.246844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.633142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.719460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1677.670638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.174925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.819175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998667                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1268                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1299363                       # Number of tag accesses
system.l2.tags.data_accesses                  1299363                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7772359000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       450880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             452224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       364224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          364224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       172920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     58010702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58183622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       172920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           172920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46861448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46861448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46861448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       172920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     58010702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            105045071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000589345500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20163                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5691                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5691                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    760                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              111                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     79860250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               198097750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12664.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31414.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5691                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.349062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.145151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.932357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1513     40.56%     40.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1223     32.79%     73.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          394     10.56%     83.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          218      5.84%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          136      3.65%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      2.06%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      1.34%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      1.10%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78      2.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3730                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.870662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.241445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              60     18.93%     18.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              35     11.04%     29.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             35     11.04%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            25      7.89%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            28      8.83%     57.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            26      8.20%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            37     11.67%     77.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            17      5.36%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            10      3.15%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      0.95%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      1.58%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      1.89%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.95%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      1.58%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      1.26%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      1.26%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.95%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             4      1.26%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.32%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             3      0.95%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.32%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.864353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.850183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33     10.41%     10.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.63%     11.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              257     81.07%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      7.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 403584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   48640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  362432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  452224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               364224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7772302000                       # Total gap between requests
system.mem_ctrls.avgGap                     609257.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       402240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       362432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 172920.473694022628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 51752627.484139628708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46630887.739488102496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5691                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       718500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    197379250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 184713083000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34214.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28016.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32457052.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11966640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6360420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18613980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9281160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     613410720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1177862250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1992701760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3830196930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.797223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5167917500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    259480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2344961500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14672700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7794930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26410860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           20279700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     613410720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1547499270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1681428480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3911496660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.257333                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4357408000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    259480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3155471000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10453164500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3395190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3395203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3395190                       # number of overall hits
system.cpu.icache.overall_hits::total         3395203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1176                       # number of overall misses
system.cpu.icache.overall_misses::total          1178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27577500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27577500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27577500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27577500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3396366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3396381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3396366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3396381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000346                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000346                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23450.255102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23410.441426                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23450.255102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23410.441426                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          949                       # number of writebacks
system.cpu.icache.writebacks::total               949                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1075                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1075                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1075                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1075                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     24282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     24282500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24282500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22588.372093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22588.372093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22588.372093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22588.372093                       # average overall mshr miss latency
system.cpu.icache.replacements                    949                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3395190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3395203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27577500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27577500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3396366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3396381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23450.255102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23410.441426                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     24282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22588.372093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22588.372093                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3396280                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1077                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3153.463324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6793839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6793839                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18671935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18671937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18671935                       # number of overall hits
system.cpu.dcache.overall_hits::total        18671937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108815                       # number of overall misses
system.cpu.dcache.overall_misses::total        108821                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2149392997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2149392997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2149392997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2149392997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18780750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18780758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18780750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18780758                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005794                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19752.727078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19751.637983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19752.727078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19751.637983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6928                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               697                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.939742                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81627                       # number of writebacks
system.cpu.dcache.writebacks::total             81627                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3815                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       105000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       105000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105000                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1991644497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1991644497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1991644497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1991644497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005591                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18968.042829                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18968.042829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18968.042829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18968.042829                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13157411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13157412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    559126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    559126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13185846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13185852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19663.302268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19659.845288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    481757500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481757500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19567.729488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19567.729488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1590266997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1590266997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19784.361744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19784.115612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1509886997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1509886997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18784.361744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18784.361744                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120515893251000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.088203                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18776943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105006                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.817810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.087920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37666522                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37666522                       # Number of data accesses

---------- End Simulation Statistics   ----------
