# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/signed_lead_count_log2.vhd" \
"../../../../project_2.srcs/sources_1/new/fixed_lead_frac.vhd" \
"../../../../project_2.srcs/sources_1/new/lead_count_log2.vhd" \

vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/lut_powers.vhd" \
"../../../../project_2.srcs/sources_1/new/pd_controller.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../project_2.srcs/sim_1/new/tb_signed_lead_count_log2.vhd" \
"../../../../project_2.srcs/sim_1/new/tb_fixed_lead_frac.vhd" \
"../../../../project_2.srcs/sim_1/new/tb_lead_count_log2.vhd" \

# Do not sort compile order
nosort
