
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001013                       # Number of seconds simulated
sim_ticks                                  1013398500                       # Number of ticks simulated
final_tick                                 1013398500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93768                       # Simulator instruction rate (inst/s)
host_op_rate                                   175938                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115957866                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707452                       # Number of bytes of host memory used
host_seconds                                     8.74                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              143616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107136                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1674                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2244                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105719517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           35997685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              141717202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105719517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105719517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105719517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          35997685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             141717202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1674.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4561                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2244                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  143616                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   143616                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                250                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1013305500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2244                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1597                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      532                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          513                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     274.588694                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    175.261725                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    278.391425                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           180     35.09%     35.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          138     26.90%     61.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           69     13.45%     75.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      5.65%     81.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      5.07%     86.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      3.90%     90.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      2.53%     92.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.56%     94.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      5.85%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           513                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36480                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 105719517.050794929266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 35997685.017295762897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1674                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          570                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62322250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     26948250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37229.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     47277.63                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      47195500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 89270500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11220000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21031.86                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39781.86                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        141.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     141.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.12                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1720                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.65                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      451562.17                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.65                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2277660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9817500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22996080                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1720320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        120309330                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         48337440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         142028100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               383090310                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             378.025338                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             958236250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3048500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14560000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     568773000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    125875250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37287000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    263854750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6204660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              18827100                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2893920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        153857820                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         70645440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         116307120                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               415216635                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             409.726909                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             964512250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5717000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18720000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     443189250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    183961250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24399500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    337411500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  299439                       # Number of BP lookups
system.cpu.branchPred.condPredicted            299439                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42708                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               161323                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  109054                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18706                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          161323                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              60450                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           100873                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        20166                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      306445                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      231508                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1380                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           319                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      261561                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           280                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2026798                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             150422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1521606                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      299439                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             169504                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1757284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   86620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1556                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    261404                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1541                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1952778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.534462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.797891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   378660     19.39%     19.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   151772      7.77%     27.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1422346     72.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1952778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147740                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.750744                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   269444                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                204530                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1338683                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 96811                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  43310                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2650390                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                149259                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  43310                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   436702                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   54218                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1558                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1263922                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                153068                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2497199                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 74371                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65276                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     10                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  47128                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              776                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2299029                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5960695                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4353318                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4852                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   896673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    142135                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434384                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              276001                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             47711                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17012                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2346300                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 812                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1819597                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             94257                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          809528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1427522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            796                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1952778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.931799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              633244     32.43%     32.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              819471     41.96%     74.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              500063     25.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1952778                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  576957     79.26%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    228      0.03%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 105563     14.50%     93.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45179      6.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9493      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1238902     68.09%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1766      0.10%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  842      0.05%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  292      0.02%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 286      0.02%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               329783     18.12%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235875     12.96%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1418      0.08%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            865      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1819597                       # Type of FU issued
system.cpu.iq.rate                           0.897769                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      727967                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.400070                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6406378                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3150534                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1712287                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7818                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6670                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3387                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2534074                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3997                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107858                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       170802                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          775                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        55297                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  43310                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27693                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5674                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2347112                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             38683                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434384                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               276001                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                303                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    184                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5398                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            574                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19560                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25542                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                45102                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1730317                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                306315                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89280                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       537780                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152680                       # Number of branches executed
system.cpu.iew.exec_stores                     231465                       # Number of stores executed
system.cpu.iew.exec_rate                     0.853720                       # Inst execution rate
system.cpu.iew.wb_sent                        1719801                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1715674                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1182901                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2093974                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.846495                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.564907                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          734163                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             42828                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1884765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.815796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.879489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       934501     49.58%     49.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       362945     19.26%     68.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       587319     31.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1884765                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                587319                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3569192                       # The number of ROB reads
system.cpu.rob.rob_writes                     4611598                       # The number of ROB writes
system.cpu.timesIdled                             856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           74020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.473288                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.473288                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.404320                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.404320                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3017268                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1307227                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3687                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2295                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    293349                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   263859                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  808407                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.702552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              417427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            327.908091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.702552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3344329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3344329                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       195939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          195939                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       220211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220211                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       416150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           416150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       416150                       # number of overall hits
system.cpu.dcache.overall_hits::total          416150                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1217                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1732                       # number of overall misses
system.cpu.dcache.overall_misses::total          1732                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44509000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38775500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38775500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     83284500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83284500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     83284500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83284500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       197156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       417882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       417882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       417882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       417882                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006173                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002333                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36572.719803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36572.719803                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75292.233010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75292.233010                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48085.739030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48085.739030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48085.739030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48085.739030                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          942                       # number of writebacks
system.cpu.dcache.writebacks::total               942                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          448                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          508                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26558500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26558500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36928000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36928000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63486500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63486500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003900                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003900                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003056                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34536.410923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34536.410923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72692.913386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72692.913386                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49715.348473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49715.348473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49715.348473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49715.348473                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1209                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.046538                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              260844                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.221460                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.046538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2093703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2093703                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       258365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          258365                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       258365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           258365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       258365                       # number of overall hits
system.cpu.icache.overall_hits::total          258365                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3038                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3038                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3038                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3038                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3038                       # number of overall misses
system.cpu.icache.overall_misses::total          3038                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184923000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184923000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    184923000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184923000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184923000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184923000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       261403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261403                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011622                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011622                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011622                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011622                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011622                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011622                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60869.980250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60869.980250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60869.980250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60869.980250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60869.980250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60869.980250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          652                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          558                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          558                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          558                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          558                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          558                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          558                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2480                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2480                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154838000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154838000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009487                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009487                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009487                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009487                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009487                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009487                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62434.677419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62434.677419                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62434.677419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62434.677419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62434.677419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62434.677419                       # average overall mshr miss latency
system.cpu.icache.replacements                   1963                       # number of replacements
system.l2bus.snoop_filter.tot_requests           6929                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3247                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           942                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2241                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                505                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               505                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3248                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6918                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3759                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10677                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       158400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       141760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   300160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                15                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3768                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015924                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.125197                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3708     98.41%     98.41% # Request fanout histogram
system.l2bus.snoop_fanout::1                       60      1.59%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3768                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              5348500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6199995                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3183498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1870.873674                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   4690                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2244                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.090018                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1376.644452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   494.229222                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.336095                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.120661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.456756                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2233                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1859                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.545166                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                39772                       # Number of tag accesses
system.l2cache.tags.data_accesses               39772                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          942                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          942                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          150                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              150                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          801                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          553                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1354                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             801                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             703                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1504                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            801                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            703                       # number of overall hits
system.l2cache.overall_hits::total               1504                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          355                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            355                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1675                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1890                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1675                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           570                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2245                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1675                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          570                       # number of overall misses
system.l2cache.overall_misses::total             2245                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     34729500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34729500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    143033500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19695500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    162729000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    143033500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     54425000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    197458500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    143033500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     54425000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    197458500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          505                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          505                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          768                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3244                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2476                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1273                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3749                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2476                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1273                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3749                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.702970                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.702970                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676494                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.279948                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.582614                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676494                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.447761                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.598826                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676494                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.447761                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.598826                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 97829.577465                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 97829.577465                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85393.134328                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 91606.976744                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        86100                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85393.134328                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 95482.456140                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87954.788419                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85393.134328                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 95482.456140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87954.788419                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          355                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1675                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1890                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1675                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          570                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2245                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1675                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          570                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2245                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     34019500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     34019500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139685500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19265500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    158951000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139685500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     53285000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    192970500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139685500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     53285000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    192970500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.702970                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.702970                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676494                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.279948                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.582614                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676494                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.447761                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.598826                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676494                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.447761                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.598826                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 95829.577465                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 95829.577465                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83394.328358                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89606.976744                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84101.058201                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83394.328358                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 93482.456140                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85955.679287                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83394.328358                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 93482.456140                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85955.679287                       # average overall mshr miss latency
system.l2cache.replacements                        11                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2255                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1889                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                11                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                355                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               355                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1889                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4499                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       143616                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2244                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2244    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2244                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1127500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5610000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1872.753961                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2244                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2244                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1378.506460                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   494.247501                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.042069                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015083                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057152                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2244                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1865                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068481                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38148                       # Number of tag accesses
system.l3cache.tags.data_accesses               38148                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          355                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            355                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1674                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1889                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1674                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           570                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2244                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1674                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          570                       # number of overall misses
system.l3cache.overall_misses::total             2244                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     30824500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     30824500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    124619500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17330500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    141950000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    124619500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     48155000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    172774500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    124619500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     48155000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    172774500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          355                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          355                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1674                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1889                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          570                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2244                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          570                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2244                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 86829.577465                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86829.577465                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74444.145759                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 80606.976744                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75145.579672                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74444.145759                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 84482.456140                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76993.983957                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74444.145759                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 84482.456140                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76993.983957                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          355                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          355                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1674                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1889                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          570                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2244                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          570                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2244                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     30114500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     30114500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121271500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16900500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138172000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    121271500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     47015000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    168286500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    121271500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     47015000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    168286500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 84829.577465                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84829.577465                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72444.145759                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78606.976744                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73145.579672                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72444.145759                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 82482.456140                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74993.983957                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72444.145759                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 82482.456140                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74993.983957                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1013398500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1889                       # Transaction distribution
system.membus.trans_dist::ReadExReq               355                       # Transaction distribution
system.membus.trans_dist::ReadExResp              355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1889                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       143616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       143616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2244                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1122000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6086000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
