Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 05 15:51:40 2016
| Host         : RODRIGOCUNH821E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Ex53_aula5_timing_summary_routed.rpt -rpx Ex53_aula5_timing_summary_routed.rpx
| Design       : Ex53_aula5
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.164        0.000                      0                 1108        0.121        0.000                      0                 1108        4.500        0.000                       0                  1059  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.164        0.000                      0                 1108        0.121        0.000                      0                 1108        4.500        0.000                       0                  1059  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.909ns (26.609%)  route 5.265ns (73.391%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          1.097    12.246    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[5]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y95         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[5]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.909ns (26.609%)  route 5.265ns (73.391%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          1.097    12.246    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[6]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y95         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[6]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.909ns (26.609%)  route 5.265ns (73.391%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          1.097    12.246    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[7]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y95         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[7]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.909ns (26.609%)  route 5.265ns (73.391%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          1.097    12.246    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[8]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y95         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[8]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.909ns (26.609%)  route 5.265ns (73.391%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          1.097    12.246    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y95         FDRE                                         r  ones/n_ones_reg[9]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y95         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[9]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.909ns (27.138%)  route 5.125ns (72.862%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          0.957    12.106    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[0]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.909ns (27.138%)  route 5.125ns (72.862%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          0.957    12.106    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[1]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.909ns (27.138%)  route 5.125ns (72.862%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          0.957    12.106    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[2]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.909ns (27.138%)  route 5.125ns (72.862%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          0.957    12.106    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[3]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 ones/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones/n_ones_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.909ns (27.138%)  route 5.125ns (72.862%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.713     5.071    ones/CLK
    SLICE_X82Y107        FDRE                                         r  ones/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ones/index_reg[0]/Q
                         net (fo=259, routed)         2.077     7.604    random/Q[0]
    SLICE_X71Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.728 f  random/bigger[9]_i_375/O
                         net (fo=1, routed)           0.000     7.728    random/bigger[9]_i_375_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245     7.973 f  random/bigger_reg[9]_i_176/O
                         net (fo=1, routed)           0.000     7.973    random/bigger_reg[9]_i_176_n_0
    SLICE_X71Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     8.077 f  random/bigger_reg[9]_i_77/O
                         net (fo=1, routed)           1.017     9.094    random/bigger_reg[9]_i_77_n_0
    SLICE_X78Y119        LUT6 (Prop_lut6_I0_O)        0.316     9.410 f  random/bigger[9]_i_34/O
                         net (fo=1, routed)           0.000     9.410    random/bigger[9]_i_34_n_0
    SLICE_X78Y119        MUXF7 (Prop_muxf7_I1_O)      0.247     9.657 f  random/bigger_reg[9]_i_13/O
                         net (fo=1, routed)           0.000     9.657    random/bigger_reg[9]_i_13_n_0
    SLICE_X78Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     9.755 f  random/bigger_reg[9]_i_4/O
                         net (fo=2, routed)           1.075    10.830    ones/index_reg[7]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.319    11.149 r  ones/n_ones[9]_i_1/O
                         net (fo=10, routed)          0.957    12.106    ones/n_ones[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        1.610    14.796    ones/CLK
    SLICE_X84Y96         FDRE                                         r  ones/n_ones_reg[4]/C
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.524    14.409    ones/n_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[783]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[784]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.597     1.430    random/CLK
    SLICE_X85Y112        FDRE                                         r  random/rand_temp_reg[783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.141     1.571 r  random/rand_temp_reg[783]/Q
                         net (fo=2, routed)           0.068     1.640    random/random_number[783]
    SLICE_X84Y112        FDRE                                         r  random/rand_temp_reg[784]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.868     1.937    random/CLK
    SLICE_X84Y112        FDRE                                         r  random/rand_temp_reg[784]/C
                         clock pessimism             -0.493     1.443    
    SLICE_X84Y112        FDRE (Hold_fdre_C_D)         0.075     1.518    random/rand_temp_reg[784]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.600     1.433    random/CLK
    SLICE_X85Y105        FDRE                                         r  random/rand_temp_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  random/rand_temp_reg[177]/Q
                         net (fo=2, routed)           0.125     1.700    random/random_number[177]
    SLICE_X87Y105        FDRE                                         r  random/rand_temp_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.872     1.942    random/CLK
    SLICE_X87Y105        FDRE                                         r  random/rand_temp_reg[178]/C
                         clock pessimism             -0.469     1.472    
    SLICE_X87Y105        FDRE (Hold_fdre_C_D)         0.070     1.542    random/rand_temp_reg[178]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.160%)  route 0.110ns (43.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.599     1.432    random/CLK
    SLICE_X83Y107        FDRE                                         r  random/rand_temp_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  random/rand_temp_reg[251]/Q
                         net (fo=2, routed)           0.110     1.683    random/random_number[251]
    SLICE_X84Y107        FDRE                                         r  random/rand_temp_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.871     1.940    random/CLK
    SLICE_X84Y107        FDRE                                         r  random/rand_temp_reg[252]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.076     1.524    random/rand_temp_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[958]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[959]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.101%)  route 0.130ns (47.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.592     1.425    random/CLK
    SLICE_X85Y119        FDRE                                         r  random/rand_temp_reg[958]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  random/rand_temp_reg[958]/Q
                         net (fo=2, routed)           0.130     1.696    random/random_number[958]
    SLICE_X86Y119        FDRE                                         r  random/rand_temp_reg[959]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.862     1.932    random/CLK
    SLICE_X86Y119        FDRE                                         r  random/rand_temp_reg[959]/C
                         clock pessimism             -0.469     1.462    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.072     1.534    random/rand_temp_reg[959]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[534]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[535]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.147%)  route 0.129ns (47.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.589     1.422    random/CLK
    SLICE_X75Y110        FDRE                                         r  random/rand_temp_reg[534]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.141     1.563 r  random/rand_temp_reg[534]/Q
                         net (fo=2, routed)           0.129     1.693    random/random_number[534]
    SLICE_X73Y110        FDRE                                         r  random/rand_temp_reg[535]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.859     1.928    random/CLK
    SLICE_X73Y110        FDRE                                         r  random/rand_temp_reg[535]/C
                         clock pessimism             -0.469     1.458    
    SLICE_X73Y110        FDRE (Hold_fdre_C_D)         0.072     1.530    random/rand_temp_reg[535]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[992]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[993]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.902%)  route 0.111ns (44.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.592     1.425    random/CLK
    SLICE_X85Y119        FDRE                                         r  random/rand_temp_reg[992]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  random/rand_temp_reg[992]/Q
                         net (fo=2, routed)           0.111     1.678    random/random_number[992]
    SLICE_X82Y118        FDRE                                         r  random/rand_temp_reg[993]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.863     1.932    random/CLK
    SLICE_X82Y118        FDRE                                         r  random/rand_temp_reg[993]/C
                         clock pessimism             -0.491     1.440    
    SLICE_X82Y118        FDRE (Hold_fdre_C_D)         0.072     1.512    random/rand_temp_reg[993]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[780]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[781]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.596     1.429    random/CLK
    SLICE_X83Y113        FDRE                                         r  random/rand_temp_reg[780]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  random/rand_temp_reg[780]/Q
                         net (fo=2, routed)           0.111     1.682    random/random_number[780]
    SLICE_X85Y112        FDRE                                         r  random/rand_temp_reg[781]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.868     1.937    random/CLK
    SLICE_X85Y112        FDRE                                         r  random/rand_temp_reg[781]/C
                         clock pessimism             -0.491     1.445    
    SLICE_X85Y112        FDRE (Hold_fdre_C_D)         0.070     1.515    random/rand_temp_reg[781]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[957]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[958]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.594     1.427    random/CLK
    SLICE_X86Y118        FDRE                                         r  random/rand_temp_reg[957]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.141     1.568 r  random/rand_temp_reg[957]/Q
                         net (fo=2, routed)           0.132     1.700    random/random_number[957]
    SLICE_X85Y119        FDRE                                         r  random/rand_temp_reg[958]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.861     1.931    random/CLK
    SLICE_X85Y119        FDRE                                         r  random/rand_temp_reg[958]/C
                         clock pessimism             -0.469     1.461    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.070     1.531    random/rand_temp_reg[958]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[718]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[719]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.593     1.426    random/CLK
    SLICE_X79Y108        FDRE                                         r  random/rand_temp_reg[718]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  random/rand_temp_reg[718]/Q
                         net (fo=2, routed)           0.129     1.696    random/random_number[718]
    SLICE_X80Y109        FDRE                                         r  random/rand_temp_reg[719]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.866     1.936    random/CLK
    SLICE_X80Y109        FDRE                                         r  random/rand_temp_reg[719]/C
                         clock pessimism             -0.469     1.466    
    SLICE_X80Y109        FDRE (Hold_fdre_C_D)         0.059     1.525    random/rand_temp_reg[719]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 random/rand_temp_reg[598]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/rand_temp_reg[599]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.590     1.423    random/CLK
    SLICE_X77Y109        FDRE                                         r  random/rand_temp_reg[598]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y109        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  random/rand_temp_reg[598]/Q
                         net (fo=2, routed)           0.119     1.683    random/random_number[598]
    SLICE_X77Y108        FDRE                                         r  random/rand_temp_reg[599]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1058, routed)        0.863     1.932    random/CLK
    SLICE_X77Y108        FDRE                                         r  random/rand_temp_reg[599]/C
                         clock pessimism             -0.492     1.439    
    SLICE_X77Y108        FDRE (Hold_fdre_C_D)         0.072     1.511    random/rand_temp_reg[599]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y93    disp/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y95    disp/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y95    disp/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y96    disp/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y107   ones/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y107   ones/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y107   ones/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y108   ones/index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y108   ones/index_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   random/rand_temp_reg[174]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   random/rand_temp_reg[175]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   random/rand_temp_reg[176]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y105   random/rand_temp_reg[177]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y115   random/rand_temp_reg[270]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y115   random/rand_temp_reg[271]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y117   random/rand_temp_reg[272]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y117   random/rand_temp_reg[273]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y117   random/rand_temp_reg[274]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y117   random/rand_temp_reg[275]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   random/rand_temp_reg[174]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   random/rand_temp_reg[175]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   random/rand_temp_reg[176]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y105   random/rand_temp_reg[177]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y116   random/rand_temp_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y116   random/rand_temp_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y107   random/rand_temp_reg[190]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y107   random/rand_temp_reg[191]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   random/rand_temp_reg[192]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y115   random/rand_temp_reg[25]/C



