;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 600
	SPL 100, 600
	SUB #1, 730
	SUB @127, 106
	SUB 100, 600
	SUB -8, <930
	SUB 12, @10
	SUB 12, @10
	SUB @0, @2
	SUB <0, @2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB @-127, 100
	ADD #270, <0
	SUB 300, 90
	SUB #0, -0
	SUB -8, <930
	DJN -27, 100
	SUB #0, -0
	SLT 210, 60
	CMP 300, 90
	SUB @121, 103
	SUB @-127, 100
	DJN -28, 100
	CMP 0, -0
	SUB @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	MOV @129, @106
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <-2
	CMP #0, -0
	SLT 10, 30
	DJN -1, @-20
	MOV -19, <-26
	MOV -19, <-26
	CMP -207, <-120
