==============================================================
File generated on Wed Apr 17 15:09:03 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mmult_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.016 ; gain = 18.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.016 ; gain = 18.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:153).
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:143).
INFO: [XFORM 203-603] Inlining function 'mmult_hw<float, 42>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:157).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:165).
INFO: [XFORM 203-603] Inlining function 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' into 'HLS_accel' (mmult_accel.cpp:22).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 110.285 ; gain = 25.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 111.555 ; gain = 26.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_STREAM.data.V' (mmult_accel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_STREAM.data.V' (mmult_accel.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult.h:56) in function 'HLS_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (./mmult.h:58) in function 'HLS_accel' completely with a factor of 42.
WARNING: [XFORM 203-105] Cannot partition array 'a' (./mmult.h:131): indivisible factor 17 on dimension 2, which has 42 elements.
WARNING: [XFORM 203-105] Cannot partition array 'b' (./mmult.h:132): indivisible factor 17 on dimension 1, which has 42 elements.
WARNING: [XFORM 203-105] Cannot partition array 'a' (./mmult.h:131): indivisible factor 17 on dimension 2, which has 42 elements.
WARNING: [XFORM 203-105] Cannot partition array 'b' (./mmult.h:132): indivisible factor 17 on dimension 1, which has 42 elements.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 135.996 ; gain = 51.055
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./mmult.h:138:13) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./mmult.h:148:14) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult.h:55:3) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (./mmult.h:160:15) in function 'HLS_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 136.703 ; gain = 51.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) on array 'b', ./mmult.h:132->mmult_accel.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 21, Depth = 218.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'HLS_accel' consists of the following:
	'mul' operation of DSP[57] ('tmp', ./mmult.h:143->mmult_accel.cpp:22) [50]  (3.36 ns)
	'add' operation of DSP[57] ('tmp_1', ./mmult.h:143->mmult_accel.cpp:22) [57]  (3.02 ns)
	'getelementptr' operation ('a_addr', ./mmult.h:143->mmult_accel.cpp:22) [59]  (0 ns)
	'store' operation (./mmult.h:143->mmult_accel.cpp:22) of variable 'ret', ./mmult.h:84->./mmult.h:143->mmult_accel.cpp:22 on array 'a', ./mmult.h:131->mmult_accel.cpp:22 [60]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.662 seconds; current allocated memory: 93.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.6891ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('temp', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.311 seconds; current allocated memory: 97.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'HLS_accel_fadd_32ns_32ns_32_5_no_dsp_1' to 'HLS_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_fmul_32ns_32ns_32_4_no_dsp_1' to 'HLS_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mac_muladd_6ns_7ns_6ns_12_1_1' to 'HLS_accel_mac_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mac_muladd_6ns_7ns_6ns_11_1_1' to 'HLS_accel_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mac_muldEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 102.468 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 164.922 ; gain = 79.980
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_accel.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
ERROR: [HLS 200-478] vivado returned an error child process exited abnormally
INFO: [HLS 200-112] Total elapsed time: 120.926 seconds; peak allocated memory: 102.468 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Apr 17 15:11:03 2024...
