// Seed: 1697103172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = (id_2);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    output uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    input tri id_11,
    input tri id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    output tri1 id_16,
    output supply1 id_17
);
  wire id_19;
  wor  id_20 = 1;
  xor primCall (id_4, id_0, id_9, id_11, id_1, id_14, id_6, id_20, id_19, id_15, id_12, id_5, id_3);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
