// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mac_muladd_6ns_9ns_5ns_14_1_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<8> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<8> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>* network_mac_muladd_6ns_9ns_5ns_14_1_1_U36;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U37;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U38;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U39;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U40;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U41;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U42;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U43;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U44;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U45;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten48_reg_304;
    sc_signal< sc_lv<5> > out_d_0_reg_316;
    sc_signal< sc_lv<10> > indvar_flatten_reg_328;
    sc_signal< sc_lv<5> > out_h_0_reg_340;
    sc_signal< sc_lv<5> > out_w_0_reg_351;
    sc_signal< sc_lv<16> > reg_362;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1180;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1180_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > reg_366;
    sc_signal< sc_lv<9> > zext_ln40_fu_374_p1;
    sc_signal< sc_lv<9> > zext_ln40_reg_1124;
    sc_signal< sc_lv<14> > zext_ln40_1_cast14_fu_378_p1;
    sc_signal< sc_lv<14> > zext_ln40_1_cast14_reg_1130;
    sc_signal< sc_lv<9> > zext_ln48_fu_382_p1;
    sc_signal< sc_lv<9> > zext_ln48_reg_1137;
    sc_signal< sc_lv<14> > zext_ln48_1_cast_fu_386_p1;
    sc_signal< sc_lv<14> > zext_ln48_1_cast_reg_1143;
    sc_signal< sc_lv<5> > empty_fu_390_p1;
    sc_signal< sc_lv<5> > empty_reg_1148;
    sc_signal< sc_lv<10> > mul_ln4_fu_406_p2;
    sc_signal< sc_lv<10> > mul_ln4_reg_1153;
    sc_signal< sc_lv<14> > tmp_1_fu_412_p3;
    sc_signal< sc_lv<14> > tmp_1_reg_1158;
    sc_signal< sc_lv<1> > icmp_ln33_fu_420_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1163;
    sc_signal< sc_lv<9> > mul_ln40_fu_456_p2;
    sc_signal< sc_lv<9> > mul_ln40_reg_1168;
    sc_signal< sc_lv<9> > mul_ln48_fu_461_p2;
    sc_signal< sc_lv<9> > mul_ln48_reg_1174;
    sc_signal< sc_lv<1> > icmp_ln23_fu_466_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1180_pp0_iter2_reg;
    sc_signal< sc_lv<5> > out_d_fu_471_p2;
    sc_signal< sc_lv<5> > out_d_reg_1184;
    sc_signal< sc_lv<1> > icmp_ln32_fu_477_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1190;
    sc_signal< sc_lv<8> > select_ln24_1_fu_508_p3;
    sc_signal< sc_lv<8> > select_ln24_1_reg_1203;
    sc_signal< sc_lv<9> > tmp_0_0_fu_520_p2;
    sc_signal< sc_lv<9> > tmp_0_0_reg_1216;
    sc_signal< sc_lv<9> > tmp11_fu_525_p2;
    sc_signal< sc_lv<9> > tmp11_reg_1221;
    sc_signal< sc_lv<14> > add_ln23_fu_530_p2;
    sc_signal< sc_lv<14> > add_ln23_reg_1226;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln24_fu_536_p3;
    sc_signal< sc_lv<5> > select_ln24_reg_1231;
    sc_signal< sc_lv<8> > add_ln24_1_fu_550_p2;
    sc_signal< sc_lv<8> > add_ln24_1_reg_1241;
    sc_signal< sc_lv<8> > add_ln24_2_fu_555_p2;
    sc_signal< sc_lv<8> > add_ln24_2_reg_1246;
    sc_signal< sc_lv<9> > mul_ln40_1_fu_560_p2;
    sc_signal< sc_lv<9> > mul_ln40_1_reg_1251;
    sc_signal< sc_lv<9> > mul_ln48_1_fu_565_p2;
    sc_signal< sc_lv<9> > mul_ln48_1_reg_1257;
    sc_signal< sc_lv<1> > select_ln24_7_fu_575_p3;
    sc_signal< sc_lv<1> > select_ln24_7_reg_1263;
    sc_signal< sc_lv<5> > out_h_fu_581_p2;
    sc_signal< sc_lv<5> > out_h_reg_1270;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_592_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1276;
    sc_signal< sc_lv<10> > add_ln32_1_fu_600_p2;
    sc_signal< sc_lv<10> > add_ln32_1_reg_1283;
    sc_signal< sc_lv<16> > kernel_load_reg_1288;
    sc_signal< sc_lv<8> > add_ln24_fu_606_p2;
    sc_signal< sc_lv<8> > add_ln24_reg_1293;
    sc_signal< sc_lv<8> > add_ln24_3_fu_619_p2;
    sc_signal< sc_lv<8> > add_ln24_3_reg_1308;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_fu_653_p3;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_reg_1313;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_v_v_fu_660_p2;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_v_v_reg_1319;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_fu_672_p3;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_reg_1324;
    sc_signal< sc_lv<16> > kernel_load_2_reg_1334;
    sc_signal< sc_lv<16> > kernel_load_3_reg_1339;
    sc_signal< sc_lv<8> > add_ln24_4_fu_687_p2;
    sc_signal< sc_lv<8> > add_ln24_4_reg_1349;
    sc_signal< sc_lv<8> > add_ln24_5_fu_692_p2;
    sc_signal< sc_lv<8> > add_ln24_5_reg_1354;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_700_p2;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_reg_1359;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_708_p2;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_reg_1366;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_v_v_fu_713_p2;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_v_v_reg_1373;
    sc_signal< sc_lv<16> > kernel_load_1_reg_1378;
    sc_signal< sc_lv<16> > kernel_load_4_reg_1383;
    sc_signal< sc_lv<8> > add_ln24_6_fu_726_p2;
    sc_signal< sc_lv<8> > add_ln24_6_reg_1398;
    sc_signal< sc_lv<8> > add_ln24_7_fu_731_p2;
    sc_signal< sc_lv<8> > add_ln24_7_reg_1403;
    sc_signal< sc_lv<5> > select_ln24_2_fu_736_p3;
    sc_signal< sc_lv<5> > select_ln24_2_reg_1408;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_745_p2;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_reg_1414;
    sc_signal< sc_lv<14> > zext_ln40_1_fu_750_p1;
    sc_signal< sc_lv<14> > zext_ln40_1_reg_1421;
    sc_signal< sc_lv<14> > add_ln40_fu_753_p2;
    sc_signal< sc_lv<14> > add_ln40_reg_1428;
    sc_signal< sc_lv<14> > zext_ln40_5_fu_763_p1;
    sc_signal< sc_lv<14> > zext_ln40_5_reg_1433;
    sc_signal< sc_lv<14> > add_ln40_4_fu_767_p2;
    sc_signal< sc_lv<14> > add_ln40_4_reg_1439;
    sc_signal< sc_lv<10> > select_ln32_13_fu_772_p3;
    sc_signal< sc_lv<10> > select_ln32_13_reg_1444;
    sc_signal< sc_lv<16> > kernel_load_5_reg_1449;
    sc_signal< sc_lv<16> > kernel_load_6_reg_1454;
    sc_signal< sc_lv<5> > select_ln32_fu_786_p3;
    sc_signal< sc_lv<5> > select_ln32_reg_1469;
    sc_signal< sc_lv<5> > out_w_fu_795_p2;
    sc_signal< sc_lv<5> > out_w_reg_1479;
    sc_signal< sc_lv<14> > zext_ln40_3_fu_800_p1;
    sc_signal< sc_lv<14> > zext_ln40_3_reg_1484;
    sc_signal< sc_lv<14> > add_ln40_2_fu_804_p2;
    sc_signal< sc_lv<14> > add_ln40_2_reg_1490;
    sc_signal< sc_lv<14> > add_ln40_5_fu_813_p2;
    sc_signal< sc_lv<14> > add_ln40_5_reg_1500;
    sc_signal< sc_lv<16> > kernel_load_7_reg_1505;
    sc_signal< sc_lv<16> > kernel_load_8_reg_1510;
    sc_signal< sc_lv<14> > add_ln40_6_fu_832_p2;
    sc_signal< sc_lv<14> > add_ln40_6_reg_1530;
    sc_signal< sc_lv<14> > add_ln40_7_fu_836_p2;
    sc_signal< sc_lv<14> > add_ln40_7_reg_1535;
    sc_signal< sc_lv<14> > add_ln40_8_fu_840_p2;
    sc_signal< sc_lv<14> > add_ln40_8_reg_1540;
    sc_signal< sc_lv<14> > add_ln40_9_fu_844_p2;
    sc_signal< sc_lv<14> > add_ln40_9_reg_1545;
    sc_signal< sc_lv<14> > add_ln40_10_fu_848_p2;
    sc_signal< sc_lv<14> > add_ln40_10_reg_1550;
    sc_signal< sc_lv<14> > grp_fu_1064_p3;
    sc_signal< sc_lv<14> > add_ln48_reg_1555;
    sc_signal< sc_lv<14> > add_ln48_reg_1555_pp0_iter2_reg;
    sc_signal< sc_lv<16> > bias_load_reg_1560;
    sc_signal< sc_lv<30> > mul_ln40_2_fu_1070_p2;
    sc_signal< sc_lv<30> > mul_ln40_2_reg_1565;
    sc_signal< sc_lv<30> > mul_ln40_4_fu_1076_p2;
    sc_signal< sc_lv<30> > mul_ln40_4_reg_1570;
    sc_signal< sc_lv<30> > mul_ln40_3_fu_1082_p2;
    sc_signal< sc_lv<30> > mul_ln40_3_reg_1585;
    sc_signal< sc_lv<16> > trunc_ln48_1_reg_1590;
    sc_signal< sc_lv<30> > mul_ln40_5_fu_1088_p2;
    sc_signal< sc_lv<30> > mul_ln40_5_reg_1595;
    sc_signal< sc_lv<16> > add_ln48_1_fu_914_p2;
    sc_signal< sc_lv<16> > add_ln48_1_reg_1610;
    sc_signal< sc_lv<16> > trunc_ln48_s_reg_1615;
    sc_signal< sc_lv<30> > mul_ln40_6_fu_1094_p2;
    sc_signal< sc_lv<30> > mul_ln40_6_reg_1620;
    sc_signal< sc_lv<30> > mul_ln40_7_fu_1100_p2;
    sc_signal< sc_lv<30> > mul_ln40_7_reg_1625;
    sc_signal< sc_lv<16> > add_ln48_2_fu_955_p2;
    sc_signal< sc_lv<16> > add_ln48_2_reg_1635;
    sc_signal< sc_lv<30> > mul_ln40_8_fu_1106_p2;
    sc_signal< sc_lv<30> > mul_ln40_8_reg_1640;
    sc_signal< sc_lv<30> > mul_ln40_9_fu_1112_p2;
    sc_signal< sc_lv<30> > mul_ln40_9_reg_1645;
    sc_signal< sc_lv<16> > add_ln48_4_fu_996_p2;
    sc_signal< sc_lv<16> > add_ln48_4_reg_1650;
    sc_signal< sc_lv<16> > add_ln48_5_fu_1001_p2;
    sc_signal< sc_lv<16> > add_ln48_5_reg_1655;
    sc_signal< sc_lv<16> > trunc_ln48_5_reg_1660;
    sc_signal< sc_lv<16> > trunc_ln48_6_reg_1665;
    sc_signal< sc_lv<30> > mul_ln40_10_fu_1118_p2;
    sc_signal< sc_lv<30> > mul_ln40_10_reg_1670;
    sc_signal< sc_lv<16> > add_ln48_7_fu_1046_p2;
    sc_signal< sc_lv<16> > add_ln48_7_reg_1675;
    sc_signal< sc_lv<16> > add_ln48_9_fu_1055_p2;
    sc_signal< sc_lv<16> > add_ln48_9_reg_1680;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten48_phi_fu_308_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_320_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_332_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_344_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_355_p4;
    sc_signal< sc_lv<64> > zext_ln24_fu_546_p1;
    sc_signal< sc_lv<64> > zext_ln24_2_fu_611_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln24_3_fu_615_p1;
    sc_signal< sc_lv<64> > zext_ln24_1_fu_679_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_4_fu_683_p1;
    sc_signal< sc_lv<64> > zext_ln24_5_fu_718_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln24_6_fu_722_p1;
    sc_signal< sc_lv<64> > zext_ln24_7_fu_778_p1;
    sc_signal< sc_lv<64> > zext_ln24_8_fu_782_p1;
    sc_signal< sc_lv<64> > zext_ln40_2_fu_791_p1;
    sc_signal< sc_lv<64> > zext_ln40_6_fu_809_p1;
    sc_signal< sc_lv<64> > zext_ln24_9_fu_817_p1;
    sc_signal< sc_lv<64> > zext_ln40_4_fu_824_p1;
    sc_signal< sc_lv<64> > zext_ln40_7_fu_828_p1;
    sc_signal< sc_lv<64> > zext_ln40_8_fu_866_p1;
    sc_signal< sc_lv<64> > zext_ln40_9_fu_870_p1;
    sc_signal< sc_lv<64> > zext_ln40_10_fu_906_p1;
    sc_signal< sc_lv<64> > zext_ln40_11_fu_910_p1;
    sc_signal< sc_lv<64> > zext_ln40_12_fu_951_p1;
    sc_signal< sc_lv<64> > zext_ln48_3_fu_1060_p1;
    sc_signal< sc_lv<7> > sext_ln4_fu_370_p1;
    sc_signal< sc_lv<5> > empty_55_fu_394_p1;
    sc_signal< sc_lv<5> > mul_ln4_fu_406_p0;
    sc_signal< sc_lv<5> > mul_ln4_fu_406_p1;
    sc_signal< sc_lv<4> > trunc_ln27_fu_434_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_438_p3;
    sc_signal< sc_lv<8> > zext_ln27_fu_430_p1;
    sc_signal< sc_lv<8> > zext_ln27_1_fu_446_p1;
    sc_signal< sc_lv<5> > mul_ln40_fu_456_p0;
    sc_signal< sc_lv<9> > zext_ln48_1_fu_426_p1;
    sc_signal< sc_lv<7> > mul_ln40_fu_456_p1;
    sc_signal< sc_lv<5> > mul_ln48_fu_461_p0;
    sc_signal< sc_lv<6> > mul_ln48_fu_461_p1;
    sc_signal< sc_lv<4> > trunc_ln27_1_fu_486_p1;
    sc_signal< sc_lv<7> > shl_ln27_mid1_fu_490_p3;
    sc_signal< sc_lv<8> > zext_ln27_2_fu_482_p1;
    sc_signal< sc_lv<8> > zext_ln27_3_fu_498_p1;
    sc_signal< sc_lv<8> > add_ln27_1_fu_502_p2;
    sc_signal< sc_lv<8> > add_ln27_fu_450_p2;
    sc_signal< sc_lv<9> > zext_ln40_2_cast_fu_516_p1;
    sc_signal< sc_lv<5> > mul_ln40_1_fu_560_p0;
    sc_signal< sc_lv<9> > zext_ln48_2_fu_543_p1;
    sc_signal< sc_lv<7> > mul_ln40_1_fu_560_p1;
    sc_signal< sc_lv<5> > mul_ln48_1_fu_565_p0;
    sc_signal< sc_lv<6> > mul_ln48_1_fu_565_p1;
    sc_signal< sc_lv<1> > icmp_ln33_1_fu_570_p2;
    sc_signal< sc_lv<1> > empty_57_fu_587_p2;
    sc_signal< sc_lv<9> > zext_ln40_2_cast_mid_fu_644_p1;
    sc_signal< sc_lv<9> > select_ln24_3_fu_624_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_647_p2;
    sc_signal< sc_lv<9> > select_ln24_5_fu_634_p3;
    sc_signal< sc_lv<9> > select_ln24_4_fu_629_p3;
    sc_signal< sc_lv<9> > tmp11_mid1_fu_666_p2;
    sc_signal< sc_lv<9> > select_ln24_6_fu_639_p3;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_fu_700_p0;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_fu_700_p1;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_fu_708_p0;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_fu_708_p1;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_fu_745_p0;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_fu_745_p1;
    sc_signal< sc_lv<5> > add_ln40_3_fu_758_p2;
    sc_signal< sc_lv<16> > trunc_ln_fu_880_p4;
    sc_signal< sc_lv<16> > trunc_ln48_2_fu_934_p4;
    sc_signal< sc_lv<16> > add_ln48_3_fu_992_p2;
    sc_signal< sc_lv<16> > trunc_ln48_4_fu_975_p4;
    sc_signal< sc_lv<16> > trunc_ln48_3_fu_966_p4;
    sc_signal< sc_lv<16> > trunc_ln48_7_fu_1032_p4;
    sc_signal< sc_lv<16> > add_ln48_6_fu_1041_p2;
    sc_signal< sc_lv<16> > add_ln48_8_fu_1051_p2;
    sc_signal< sc_lv<6> > grp_fu_1064_p0;
    sc_signal< sc_lv<9> > grp_fu_1064_p1;
    sc_signal< sc_lv<5> > grp_fu_1064_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_1064_p10;
    sc_signal< sc_lv<10> > mul_ln4_fu_406_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_406_p10;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_700_p10;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_708_p10;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_745_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state17;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_fu_530_p2();
    void thread_add_ln24_1_fu_550_p2();
    void thread_add_ln24_2_fu_555_p2();
    void thread_add_ln24_3_fu_619_p2();
    void thread_add_ln24_4_fu_687_p2();
    void thread_add_ln24_5_fu_692_p2();
    void thread_add_ln24_6_fu_726_p2();
    void thread_add_ln24_7_fu_731_p2();
    void thread_add_ln24_fu_606_p2();
    void thread_add_ln27_1_fu_502_p2();
    void thread_add_ln27_fu_450_p2();
    void thread_add_ln32_1_fu_600_p2();
    void thread_add_ln40_10_fu_848_p2();
    void thread_add_ln40_2_fu_804_p2();
    void thread_add_ln40_3_fu_758_p2();
    void thread_add_ln40_4_fu_767_p2();
    void thread_add_ln40_5_fu_813_p2();
    void thread_add_ln40_6_fu_832_p2();
    void thread_add_ln40_7_fu_836_p2();
    void thread_add_ln40_8_fu_840_p2();
    void thread_add_ln40_9_fu_844_p2();
    void thread_add_ln40_fu_753_p2();
    void thread_add_ln48_1_fu_914_p2();
    void thread_add_ln48_2_fu_955_p2();
    void thread_add_ln48_3_fu_992_p2();
    void thread_add_ln48_4_fu_996_p2();
    void thread_add_ln48_5_fu_1001_p2();
    void thread_add_ln48_6_fu_1041_p2();
    void thread_add_ln48_7_fu_1046_p2();
    void thread_add_ln48_8_fu_1051_p2();
    void thread_add_ln48_9_fu_1055_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten48_phi_fu_308_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_320_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_344_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_355_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_55_fu_394_p1();
    void thread_empty_57_fu_587_p2();
    void thread_empty_fu_390_p1();
    void thread_grp_fu_1064_p0();
    void thread_grp_fu_1064_p1();
    void thread_grp_fu_1064_p10();
    void thread_grp_fu_1064_p2();
    void thread_icmp_ln23_fu_466_p2();
    void thread_icmp_ln32_fu_477_p2();
    void thread_icmp_ln33_1_fu_570_p2();
    void thread_icmp_ln33_fu_420_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln40_1_fu_560_p0();
    void thread_mul_ln40_1_fu_560_p1();
    void thread_mul_ln40_1_fu_560_p2();
    void thread_mul_ln40_fu_456_p0();
    void thread_mul_ln40_fu_456_p1();
    void thread_mul_ln40_fu_456_p2();
    void thread_mul_ln48_1_fu_565_p0();
    void thread_mul_ln48_1_fu_565_p1();
    void thread_mul_ln48_1_fu_565_p2();
    void thread_mul_ln48_fu_461_p0();
    void thread_mul_ln48_fu_461_p1();
    void thread_mul_ln48_fu_461_p2();
    void thread_mul_ln4_fu_406_p0();
    void thread_mul_ln4_fu_406_p00();
    void thread_mul_ln4_fu_406_p1();
    void thread_mul_ln4_fu_406_p10();
    void thread_mul_ln4_fu_406_p2();
    void thread_out_d_fu_471_p2();
    void thread_out_h_fu_581_p2();
    void thread_out_w_0_mid2_fu_592_p3();
    void thread_out_w_fu_795_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln24_1_fu_508_p3();
    void thread_select_ln24_2_fu_736_p3();
    void thread_select_ln24_3_fu_624_p3();
    void thread_select_ln24_4_fu_629_p3();
    void thread_select_ln24_5_fu_634_p3();
    void thread_select_ln24_6_fu_639_p3();
    void thread_select_ln24_7_fu_575_p3();
    void thread_select_ln24_fu_536_p3();
    void thread_select_ln32_13_fu_772_p3();
    void thread_select_ln32_fu_786_p3();
    void thread_sext_ln4_fu_370_p1();
    void thread_shl_ln27_mid1_fu_490_p3();
    void thread_shl_ln_fu_438_p3();
    void thread_tmp10_0_0_mid2_fu_700_p0();
    void thread_tmp10_0_0_mid2_fu_700_p1();
    void thread_tmp10_0_0_mid2_fu_700_p10();
    void thread_tmp10_0_0_mid2_fu_700_p2();
    void thread_tmp10_0_0_mid2_v_v_fu_653_p3();
    void thread_tmp10_1_0_mid2_fu_708_p0();
    void thread_tmp10_1_0_mid2_fu_708_p1();
    void thread_tmp10_1_0_mid2_fu_708_p10();
    void thread_tmp10_1_0_mid2_fu_708_p2();
    void thread_tmp10_1_0_mid2_v_v_fu_660_p2();
    void thread_tmp10_2_0_mid2_fu_745_p0();
    void thread_tmp10_2_0_mid2_fu_745_p1();
    void thread_tmp10_2_0_mid2_fu_745_p10();
    void thread_tmp10_2_0_mid2_fu_745_p2();
    void thread_tmp10_2_0_mid2_v_v_fu_713_p2();
    void thread_tmp11_fu_525_p2();
    void thread_tmp11_mid1_fu_666_p2();
    void thread_tmp12_mid2_v_v_fu_672_p3();
    void thread_tmp_0_0_fu_520_p2();
    void thread_tmp_0_0_mid1_fu_647_p2();
    void thread_tmp_1_fu_412_p3();
    void thread_trunc_ln27_1_fu_486_p1();
    void thread_trunc_ln27_fu_434_p1();
    void thread_trunc_ln48_2_fu_934_p4();
    void thread_trunc_ln48_3_fu_966_p4();
    void thread_trunc_ln48_4_fu_975_p4();
    void thread_trunc_ln48_7_fu_1032_p4();
    void thread_trunc_ln_fu_880_p4();
    void thread_zext_ln24_1_fu_679_p1();
    void thread_zext_ln24_2_fu_611_p1();
    void thread_zext_ln24_3_fu_615_p1();
    void thread_zext_ln24_4_fu_683_p1();
    void thread_zext_ln24_5_fu_718_p1();
    void thread_zext_ln24_6_fu_722_p1();
    void thread_zext_ln24_7_fu_778_p1();
    void thread_zext_ln24_8_fu_782_p1();
    void thread_zext_ln24_9_fu_817_p1();
    void thread_zext_ln24_fu_546_p1();
    void thread_zext_ln27_1_fu_446_p1();
    void thread_zext_ln27_2_fu_482_p1();
    void thread_zext_ln27_3_fu_498_p1();
    void thread_zext_ln27_fu_430_p1();
    void thread_zext_ln40_10_fu_906_p1();
    void thread_zext_ln40_11_fu_910_p1();
    void thread_zext_ln40_12_fu_951_p1();
    void thread_zext_ln40_1_cast14_fu_378_p1();
    void thread_zext_ln40_1_fu_750_p1();
    void thread_zext_ln40_2_cast_fu_516_p1();
    void thread_zext_ln40_2_cast_mid_fu_644_p1();
    void thread_zext_ln40_2_fu_791_p1();
    void thread_zext_ln40_3_fu_800_p1();
    void thread_zext_ln40_4_fu_824_p1();
    void thread_zext_ln40_5_fu_763_p1();
    void thread_zext_ln40_6_fu_809_p1();
    void thread_zext_ln40_7_fu_828_p1();
    void thread_zext_ln40_8_fu_866_p1();
    void thread_zext_ln40_9_fu_870_p1();
    void thread_zext_ln40_fu_374_p1();
    void thread_zext_ln48_1_cast_fu_386_p1();
    void thread_zext_ln48_1_fu_426_p1();
    void thread_zext_ln48_2_fu_543_p1();
    void thread_zext_ln48_3_fu_1060_p1();
    void thread_zext_ln48_fu_382_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
