; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_silu_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 10, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 2, !dbg !12
  %9 = and i32 %8, 508, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = or disjoint i32 %10, 512, !dbg !13
  %12 = sdiv i32 %10, 1024, !dbg !14
  %13 = sdiv i32 %11, 1024, !dbg !14
  %14 = srem i32 %12, 32, !dbg !15
  %15 = srem i32 %13, 32, !dbg !15
  %16 = sext i32 %10 to i64, !dbg !16
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !16
  %18 = sext i32 %11 to i64, !dbg !16
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !16
  %20 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %17, i1 true) #1, !dbg !17
  %21 = extractvalue { i32, i32, i32, i32 } %20, 0, !dbg !17
  %22 = extractvalue { i32, i32, i32, i32 } %20, 1, !dbg !17
  %23 = extractvalue { i32, i32, i32, i32 } %20, 2, !dbg !17
  %24 = extractvalue { i32, i32, i32, i32 } %20, 3, !dbg !17
  %25 = bitcast i32 %21 to float, !dbg !17
  %26 = bitcast i32 %22 to float, !dbg !17
  %27 = bitcast i32 %23 to float, !dbg !17
  %28 = bitcast i32 %24 to float, !dbg !17
  %29 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %19, i1 true) #1, !dbg !17
  %30 = extractvalue { i32, i32, i32, i32 } %29, 0, !dbg !17
  %31 = extractvalue { i32, i32, i32, i32 } %29, 1, !dbg !17
  %32 = extractvalue { i32, i32, i32, i32 } %29, 2, !dbg !17
  %33 = extractvalue { i32, i32, i32, i32 } %29, 3, !dbg !17
  %34 = bitcast i32 %30 to float, !dbg !17
  %35 = bitcast i32 %31 to float, !dbg !17
  %36 = bitcast i32 %32 to float, !dbg !17
  %37 = bitcast i32 %33 to float, !dbg !17
  %38 = sext i32 %14 to i64, !dbg !18
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !18
  %40 = sext i32 %15 to i64, !dbg !18
  %41 = getelementptr float, ptr addrspace(1) %1, i64 %40, !dbg !18
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #1, !dbg !19
  %43 = bitcast i32 %42 to float, !dbg !19
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #1, !dbg !19
  %45 = bitcast i32 %44 to float, !dbg !19
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #1, !dbg !19
  %47 = bitcast i32 %46 to float, !dbg !19
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #1, !dbg !19
  %49 = bitcast i32 %48 to float, !dbg !19
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #1, !dbg !19
  %51 = bitcast i32 %50 to float, !dbg !19
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #1, !dbg !19
  %53 = bitcast i32 %52 to float, !dbg !19
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #1, !dbg !19
  %55 = bitcast i32 %54 to float, !dbg !19
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #1, !dbg !19
  %57 = bitcast i32 %56 to float, !dbg !19
  %58 = fadd float %25, %43, !dbg !20
  %59 = fadd float %26, %45, !dbg !20
  %60 = fadd float %27, %47, !dbg !20
  %61 = fadd float %28, %49, !dbg !20
  %62 = fadd float %34, %51, !dbg !20
  %63 = fadd float %35, %53, !dbg !20
  %64 = fadd float %36, %55, !dbg !20
  %65 = fadd float %37, %57, !dbg !20
  %66 = fsub float 0.000000e+00, %58, !dbg !21
  %67 = fsub float 0.000000e+00, %59, !dbg !21
  %68 = fsub float 0.000000e+00, %60, !dbg !21
  %69 = fsub float 0.000000e+00, %61, !dbg !21
  %70 = fsub float 0.000000e+00, %62, !dbg !21
  %71 = fsub float 0.000000e+00, %63, !dbg !21
  %72 = fsub float 0.000000e+00, %64, !dbg !21
  %73 = fsub float 0.000000e+00, %65, !dbg !21
  %74 = fmul float %66, 0x3FF7154760000000, !dbg !25
  %75 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %74) #1, !dbg !25
  %76 = fmul float %67, 0x3FF7154760000000, !dbg !25
  %77 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %76) #1, !dbg !25
  %78 = fmul float %68, 0x3FF7154760000000, !dbg !25
  %79 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %78) #1, !dbg !25
  %80 = fmul float %69, 0x3FF7154760000000, !dbg !25
  %81 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %80) #1, !dbg !25
  %82 = fmul float %70, 0x3FF7154760000000, !dbg !25
  %83 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %82) #1, !dbg !25
  %84 = fmul float %71, 0x3FF7154760000000, !dbg !25
  %85 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %84) #1, !dbg !25
  %86 = fmul float %72, 0x3FF7154760000000, !dbg !25
  %87 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %86) #1, !dbg !25
  %88 = fmul float %73, 0x3FF7154760000000, !dbg !25
  %89 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %88) #1, !dbg !25
  %90 = fadd float %75, 1.000000e+00, !dbg !26
  %91 = fadd float %77, 1.000000e+00, !dbg !26
  %92 = fadd float %79, 1.000000e+00, !dbg !26
  %93 = fadd float %81, 1.000000e+00, !dbg !26
  %94 = fadd float %83, 1.000000e+00, !dbg !26
  %95 = fadd float %85, 1.000000e+00, !dbg !26
  %96 = fadd float %87, 1.000000e+00, !dbg !26
  %97 = fadd float %89, 1.000000e+00, !dbg !26
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %90) #1, !dbg !27
  %99 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %91) #1, !dbg !27
  %100 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %92) #1, !dbg !27
  %101 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %93) #1, !dbg !27
  %102 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %94) #1, !dbg !27
  %103 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %95) #1, !dbg !27
  %104 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %96) #1, !dbg !27
  %105 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %97) #1, !dbg !27
  %106 = fmul float %58, %98, !dbg !28
  %107 = fmul float %59, %99, !dbg !28
  %108 = fmul float %60, %100, !dbg !28
  %109 = fmul float %61, %101, !dbg !28
  %110 = fmul float %62, %102, !dbg !28
  %111 = fmul float %63, %103, !dbg !28
  %112 = fmul float %64, %104, !dbg !28
  %113 = fmul float %65, %105, !dbg !28
  %114 = bitcast float %58 to i32, !dbg !29
  %115 = bitcast float %59 to i32, !dbg !29
  %116 = bitcast float %60 to i32, !dbg !29
  %117 = bitcast float %61 to i32, !dbg !29
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %114, i32 %115, i32 %116, i32 %117, ptr addrspace(1) %17, i1 true) #1, !dbg !29
  %118 = bitcast float %62 to i32, !dbg !29
  %119 = bitcast float %63 to i32, !dbg !29
  %120 = bitcast float %64 to i32, !dbg !29
  %121 = bitcast float %65 to i32, !dbg !29
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %118, i32 %119, i32 %120, i32 %121, ptr addrspace(1) %19, i1 true) #1, !dbg !29
  %122 = getelementptr float, ptr addrspace(1) %2, i64 %16, !dbg !30
  %123 = getelementptr float, ptr addrspace(1) %2, i64 %18, !dbg !30
  %124 = bitcast float %106 to i32, !dbg !31
  %125 = bitcast float %107 to i32, !dbg !31
  %126 = bitcast float %108 to i32, !dbg !31
  %127 = bitcast float %109 to i32, !dbg !31
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %124, i32 %125, i32 %126, i32 %127, ptr addrspace(1) %122, i1 true) #1, !dbg !31
  %128 = bitcast float %110 to i32, !dbg !31
  %129 = bitcast float %111 to i32, !dbg !31
  %130 = bitcast float %112 to i32, !dbg !31
  %131 = bitcast float %113 to i32, !dbg !31
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %128, i32 %129, i32 %130, i32 %131, ptr addrspace(1) %123, i1 true) #1, !dbg !31
  ret void, !dbg !32
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c4wbo3pw46jctr726vajoeyishf4rt4tsik33hw5jxuz5z4lb2js.py", directory: "inductor_cache/4w")
!4 = !{ptr @triton_poi_fused_convolution_silu_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_silu_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_silu_1", linkageName: "triton_poi_fused_convolution_silu_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 29, scope: !7)
!16 = !DILocation(line: 26, column: 34, scope: !7)
!17 = !DILocation(line: 26, column: 39, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 18, scope: !7)
!21 = !DILocation(line: 47, column: 30, scope: !22, inlinedAt: !24)
!22 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!23 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!24 = !DILocation(line: 29, column: 22, scope: !7)
!25 = !DILocation(line: 47, column: 29, scope: !22, inlinedAt: !24)
!26 = !DILocation(line: 47, column: 20, scope: !22, inlinedAt: !24)
!27 = !DILocation(line: 47, column: 16, scope: !22, inlinedAt: !24)
!28 = !DILocation(line: 30, column: 18, scope: !7)
!29 = !DILocation(line: 31, column: 39, scope: !7)
!30 = !DILocation(line: 32, column: 25, scope: !7)
!31 = !DILocation(line: 32, column: 36, scope: !7)
!32 = !DILocation(line: 32, column: 4, scope: !7)
