Loading plugins phase: Elapsed time ==> 0s.559ms
Initializing data phase: Elapsed time ==> 6s.899ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -d CY8C5568AXI-060 -s C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0246: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * invert ()

ADD: sdb.M0065: information: Analog terminal "ADC_SAR_V.vplus" on TopDesign is unconnected.
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Signal: Net_303)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Shape_62.3)

ADD: sdb.M0065: information: Analog terminal "Pin_8.analog_0" on TopDesign is unconnected.
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Signal: Net_153)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Shape_55.1)

ADD: sdb.M0065: information: Analog terminal "Pin_7.analog_0" on TopDesign is unconnected.
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Signal: Net_302)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Shape_54.1)

ADD: pft.M0028: warning: Clock Warning: (UART_1_IntClock's accuracy range '76.677 kHz ? 5.000%, (72.843 kHz - 80.511 kHz)' is not within the specified tolerance range '76.800 kHz ? 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cydwr (UART_1_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 14s.077ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.294ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  invert.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
======================================================================

======================================================================
Compiling:  invert.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
======================================================================

======================================================================
Compiling:  invert.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 09 12:42:13 2014


======================================================================
Compiling:  invert.v
Program  :   vpp
Options  :    -yv2 -q10 invert.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 09 12:42:13 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_50\B_SPI_Slave_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'invert.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  invert.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 09 12:42:14 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_50\B_SPI_Slave_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  invert.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 09 12:42:17 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_50\B_SPI_Slave_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_BUCK:Net_101\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BUCK:PWMUDB:capt_rising\
	\PWM_BUCK:PWMUDB:capt_falling\
	\PWM_BUCK:PWMUDB:trig_rise\
	\PWM_BUCK:PWMUDB:trig_fall\
	\PWM_BUCK:PWMUDB:sc_kill\
	\PWM_BUCK:PWMUDB:km_run\
	\PWM_BUCK:PWMUDB:min_kill\
	\PWM_BUCK:PWMUDB:km_tc\
	\PWM_BUCK:PWMUDB:db_csaddr_2\
	\PWM_BUCK:PWMUDB:db_csaddr_1\
	\PWM_BUCK:PWMUDB:db_csaddr_0\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_23\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_22\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_21\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_20\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_19\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_18\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_17\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_16\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_15\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_14\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_13\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_12\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_11\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_10\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_9\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_8\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_7\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_6\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_5\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_4\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_3\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_2\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_1\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_0\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_23\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_22\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_21\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_20\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_19\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_18\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_17\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_16\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_15\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_14\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_13\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_12\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_11\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_10\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_9\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_8\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_7\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_6\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_5\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_4\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_3\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_2\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_1\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_0\
	sub_vi_vv_MODGEN_1_31
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_31\
	sub_vi_vv_MODGEN_1_30
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_30\
	sub_vi_vv_MODGEN_1_29
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_29\
	sub_vi_vv_MODGEN_1_28
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_28\
	sub_vi_vv_MODGEN_1_27
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_27\
	sub_vi_vv_MODGEN_1_26
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_26\
	sub_vi_vv_MODGEN_1_25
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_25\
	sub_vi_vv_MODGEN_1_24
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_24\
	sub_vi_vv_MODGEN_1_23
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_23\
	sub_vi_vv_MODGEN_1_22
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_22\
	sub_vi_vv_MODGEN_1_21
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_21\
	sub_vi_vv_MODGEN_1_20
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_20\
	sub_vi_vv_MODGEN_1_19
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_19\
	sub_vi_vv_MODGEN_1_18
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_18\
	sub_vi_vv_MODGEN_1_17
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_17\
	sub_vi_vv_MODGEN_1_16
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_16\
	sub_vi_vv_MODGEN_1_15
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_15\
	sub_vi_vv_MODGEN_1_14
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_14\
	sub_vi_vv_MODGEN_1_13
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_13\
	sub_vi_vv_MODGEN_1_12
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_12\
	sub_vi_vv_MODGEN_1_11
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_11\
	sub_vi_vv_MODGEN_1_10
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_10\
	sub_vi_vv_MODGEN_1_9
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_9\
	sub_vi_vv_MODGEN_1_8
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_8\
	sub_vi_vv_MODGEN_1_7
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_7\
	sub_vi_vv_MODGEN_1_6
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_6\
	sub_vi_vv_MODGEN_1_5
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_5\
	sub_vi_vv_MODGEN_1_4
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_4\
	sub_vi_vv_MODGEN_1_3
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_3\
	sub_vi_vv_MODGEN_1_2
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_2\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_BUCK:PWMUDB:dith_sel\
	\PWM_BUCK:PWMUDB:compare2\
	\PWM_BUCK:Net_96\
	Net_37
	Net_38
	\PWM_BUCK:PWMUDB:MODULE_2:b_31\
	\PWM_BUCK:PWMUDB:MODULE_2:b_30\
	\PWM_BUCK:PWMUDB:MODULE_2:b_29\
	\PWM_BUCK:PWMUDB:MODULE_2:b_28\
	\PWM_BUCK:PWMUDB:MODULE_2:b_27\
	\PWM_BUCK:PWMUDB:MODULE_2:b_26\
	\PWM_BUCK:PWMUDB:MODULE_2:b_25\
	\PWM_BUCK:PWMUDB:MODULE_2:b_24\
	\PWM_BUCK:PWMUDB:MODULE_2:b_23\
	\PWM_BUCK:PWMUDB:MODULE_2:b_22\
	\PWM_BUCK:PWMUDB:MODULE_2:b_21\
	\PWM_BUCK:PWMUDB:MODULE_2:b_20\
	\PWM_BUCK:PWMUDB:MODULE_2:b_19\
	\PWM_BUCK:PWMUDB:MODULE_2:b_18\
	\PWM_BUCK:PWMUDB:MODULE_2:b_17\
	\PWM_BUCK:PWMUDB:MODULE_2:b_16\
	\PWM_BUCK:PWMUDB:MODULE_2:b_15\
	\PWM_BUCK:PWMUDB:MODULE_2:b_14\
	\PWM_BUCK:PWMUDB:MODULE_2:b_13\
	\PWM_BUCK:PWMUDB:MODULE_2:b_12\
	\PWM_BUCK:PWMUDB:MODULE_2:b_11\
	\PWM_BUCK:PWMUDB:MODULE_2:b_10\
	\PWM_BUCK:PWMUDB:MODULE_2:b_9\
	\PWM_BUCK:PWMUDB:MODULE_2:b_8\
	\PWM_BUCK:PWMUDB:MODULE_2:b_7\
	\PWM_BUCK:PWMUDB:MODULE_2:b_6\
	\PWM_BUCK:PWMUDB:MODULE_2:b_5\
	\PWM_BUCK:PWMUDB:MODULE_2:b_4\
	\PWM_BUCK:PWMUDB:MODULE_2:b_3\
	\PWM_BUCK:PWMUDB:MODULE_2:b_2\
	\PWM_BUCK:PWMUDB:MODULE_2:b_1\
	\PWM_BUCK:PWMUDB:MODULE_2:b_0\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_295
	Net_39
	Net_36
	\PWM_BUCK:Net_113\
	\PWM_BUCK:Net_107\
	\PWM_BUCK:Net_114\
	\PWM_UNFOLD_A:Net_101\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_2\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_1\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_0\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_2\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_1\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_0\
	\PWM_UNFOLD_A:PWMUDB:capt_rising\
	\PWM_UNFOLD_A:PWMUDB:capt_falling\
	\PWM_UNFOLD_A:PWMUDB:trig_rise\
	\PWM_UNFOLD_A:PWMUDB:trig_fall\
	\PWM_UNFOLD_A:PWMUDB:sc_kill\
	\PWM_UNFOLD_A:PWMUDB:km_run\
	\PWM_UNFOLD_A:PWMUDB:min_kill\
	\PWM_UNFOLD_A:PWMUDB:km_tc\
	\PWM_UNFOLD_A:PWMUDB:db_csaddr_2\
	\PWM_UNFOLD_A:PWMUDB:db_csaddr_1\
	\PWM_UNFOLD_A:PWMUDB:db_csaddr_0\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_25\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_24\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_23\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_22\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_21\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_20\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_19\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_18\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_17\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_16\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_15\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_14\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_13\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_12\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_11\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_10\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_9\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_8\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_7\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_6\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_5\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_4\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_3\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_2\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_1\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_0\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_25\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_24\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_25\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_24\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_23\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_22\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_21\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_20\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_19\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_18\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_17\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_16\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_15\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_14\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_13\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_12\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_11\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_10\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_9\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_8\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_7\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_6\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_5\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_4\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_3\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_2\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_1\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_0\
	sub_vi_vv_MODGEN_3_31
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_31\
	sub_vi_vv_MODGEN_3_30
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_30\
	sub_vi_vv_MODGEN_3_29
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_29\
	sub_vi_vv_MODGEN_3_28
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_28\
	sub_vi_vv_MODGEN_3_27
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_27\
	sub_vi_vv_MODGEN_3_26
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_26\
	sub_vi_vv_MODGEN_3_25
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_25\
	sub_vi_vv_MODGEN_3_24
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_24\
	sub_vi_vv_MODGEN_3_23
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_23\
	sub_vi_vv_MODGEN_3_22
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_22\
	sub_vi_vv_MODGEN_3_21
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_21\
	sub_vi_vv_MODGEN_3_20
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_20\
	sub_vi_vv_MODGEN_3_19
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_19\
	sub_vi_vv_MODGEN_3_18
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_18\
	sub_vi_vv_MODGEN_3_17
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_17\
	sub_vi_vv_MODGEN_3_16
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_16\
	sub_vi_vv_MODGEN_3_15
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_15\
	sub_vi_vv_MODGEN_3_14
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_14\
	sub_vi_vv_MODGEN_3_13
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_13\
	sub_vi_vv_MODGEN_3_12
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_12\
	sub_vi_vv_MODGEN_3_11
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_11\
	sub_vi_vv_MODGEN_3_10
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_10\
	sub_vi_vv_MODGEN_3_9
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_9\
	sub_vi_vv_MODGEN_3_8
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_8\
	sub_vi_vv_MODGEN_3_7
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_7\
	sub_vi_vv_MODGEN_3_6
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_6\
	sub_vi_vv_MODGEN_3_5
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_5\
	sub_vi_vv_MODGEN_3_4
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_4\
	sub_vi_vv_MODGEN_3_3
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_3\
	sub_vi_vv_MODGEN_3_2
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_2\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_UNFOLD_A:PWMUDB:dith_sel\
	\PWM_UNFOLD_A:PWMUDB:compare2\
	\PWM_UNFOLD_A:Net_96\
	Net_135
	Net_136
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_23\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_22\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_21\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_20\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_19\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_18\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_17\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_16\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_15\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_14\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_13\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_12\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_11\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_10\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_9\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_8\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_7\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_6\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_5\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_4\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_3\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_2\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_1\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:b_0\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_143
	Net_137
	Net_134
	\PWM_UNFOLD_A:Net_113\
	\PWM_UNFOLD_A:Net_107\
	\PWM_UNFOLD_A:Net_114\
	\PWM_UNFOLD_B:Net_101\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_2\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_1\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_0\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_2\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_1\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_0\
	\PWM_UNFOLD_B:PWMUDB:capt_rising\
	\PWM_UNFOLD_B:PWMUDB:capt_falling\
	\PWM_UNFOLD_B:PWMUDB:trig_rise\
	\PWM_UNFOLD_B:PWMUDB:trig_fall\
	\PWM_UNFOLD_B:PWMUDB:sc_kill\
	\PWM_UNFOLD_B:PWMUDB:km_run\
	\PWM_UNFOLD_B:PWMUDB:min_kill\
	\PWM_UNFOLD_B:PWMUDB:km_tc\
	\PWM_UNFOLD_B:PWMUDB:db_csaddr_2\
	\PWM_UNFOLD_B:PWMUDB:db_csaddr_1\
	\PWM_UNFOLD_B:PWMUDB:db_csaddr_0\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_1\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_0\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_1\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_0\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_UNFOLD_B:PWMUDB:dith_sel\
	\PWM_UNFOLD_B:PWMUDB:compare2\
	\PWM_UNFOLD_B:Net_96\
	Net_121
	Net_122
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_23\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_22\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_21\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_20\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_19\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_18\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_17\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_16\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_15\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_14\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_13\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_12\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_11\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_10\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_9\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_8\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_7\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_6\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_5\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_4\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_3\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_2\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_1\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:b_0\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_129
	Net_123
	Net_120
	\PWM_UNFOLD_B:Net_113\
	\PWM_UNFOLD_B:Net_107\
	\PWM_UNFOLD_B:Net_114\
	Net_379
	\ADC_DelSig_V:Net_7\
	\ADC_DelSig_V:Net_8\
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_326
	Net_327
	\SPIS_1:BSPIS:es2:SPISlave:cnt_enable\
	\SPIS_1:BSPIS:es2:SPISlave:miso_tx_full\
	\SPIS_1:BSPIS:es2:SPISlave:control_7\
	\SPIS_1:BSPIS:es2:SPISlave:control_6\
	\SPIS_1:BSPIS:es2:SPISlave:control_5\
	\SPIS_1:BSPIS:es2:SPISlave:control_4\
	\SPIS_1:BSPIS:es2:SPISlave:control_3\
	\SPIS_1:BSPIS:es2:SPISlave:control_2\
	\SPIS_1:BSPIS:es2:SPISlave:control_1\
	\SPIS_1:BSPIS:es2:SPISlave:control_0\
	\SPIS_1:Net_146\
	Net_378

    Synthesized names
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_2\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 823 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BUCK:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BUCK:PWMUDB:trig_out\ to one
Aliasing Net_287 to zero
Aliasing \PWM_BUCK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:final_kill\ to one
Aliasing \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_cnt_1\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_cnt_0\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_BUCK:PWMUDB:dith_count_1\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:dith_count_0\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp2\ to zero
Aliasing \PWM_BUCK:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_BUCK:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_BUCK:PWMUDB:status_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:status_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:final_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cs_addr_2\ to \PWM_BUCK:PWMUDB:status_2\
Aliasing \PWM_BUCK:PWMUDB:cs_addr_0\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:hwCapture\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:trig_out\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_kill\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp2\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:status_6\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:status_4\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cs_addr_2\ to \PWM_UNFOLD_A:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_A:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:hwCapture\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:trig_out\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_kill\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp2\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:status_6\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:status_4\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cs_addr_2\ to \PWM_UNFOLD_B:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_B:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__BUCK_LS_net_0 to one
Aliasing tmpOE__A_HS_net_0 to one
Aliasing tmpOE__A_LS_net_0 to one
Aliasing tmpOE__B_HS_net_0 to one
Aliasing tmpOE__B_LS_net_0 to one
Aliasing \ADC_DelSig_V:soc\ to one
Aliasing \ADC_DelSig_V:Net_481\ to zero
Aliasing \ADC_DelSig_V:Net_482\ to zero
Aliasing \ADC_SAR_2:vp_ctl_0\ to zero
Aliasing \ADC_SAR_2:vp_ctl_2\ to zero
Aliasing \ADC_SAR_2:vn_ctl_1\ to zero
Aliasing \ADC_SAR_2:vn_ctl_3\ to zero
Aliasing \ADC_SAR_2:vp_ctl_1\ to zero
Aliasing \ADC_SAR_2:vp_ctl_3\ to zero
Aliasing \ADC_SAR_2:vn_ctl_0\ to zero
Aliasing \ADC_SAR_2:vn_ctl_2\ to zero
Aliasing \ADC_SAR_2:soc\ to zero
Aliasing \ADC_SAR_2:tmpOE__Bypass_net_0\ to one
Aliasing tmpOE__Pin_7_net_0 to one
Aliasing tmpOE__Pin_8_net_0 to one
Aliasing tmpOE__V_SENSE_net_0 to one
Aliasing tmpOE__Pin_10_net_0 to one
Aliasing \ADC_SAR_V:vp_ctl_0\ to zero
Aliasing \ADC_SAR_V:vp_ctl_2\ to zero
Aliasing \ADC_SAR_V:vn_ctl_1\ to zero
Aliasing \ADC_SAR_V:vn_ctl_3\ to zero
Aliasing \ADC_SAR_V:vp_ctl_1\ to zero
Aliasing \ADC_SAR_V:vp_ctl_3\ to zero
Aliasing \ADC_SAR_V:vn_ctl_0\ to zero
Aliasing \ADC_SAR_V:vn_ctl_2\ to zero
Aliasing \ADC_SAR_V:soc\ to zero
Aliasing \ADC_SAR_V:tmpOE__Bypass_net_0\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to one
Aliasing Net_313 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:reset_reg_dp\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SS_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cs_addr_1\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_1\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_0\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:rx_status_0\ to zero
Aliasing tmpOE__BUCK_HS_net_0 to one
Aliasing \PWM_BUCK:PWMUDB:tc_reg_i\\D\ to \PWM_BUCK:PWMUDB:status_2\
Aliasing \PWM_BUCK:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BUCK:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_BUCK:PWMUDB:pwm_db_reg\\D\ to \PWM_BUCK:PWMUDB:pwm_db\
Aliasing \PWM_BUCK:PWMUDB:pwm_reg_i\\D\ to \PWM_BUCK:PWMUDB:pwm_db\
Aliasing \PWM_BUCK:PWMUDB:prevCompare1\\D\ to \PWM_BUCK:PWMUDB:pwm_temp\
Aliasing \PWM_UNFOLD_A:PWMUDB:tc_reg_i\\D\ to \PWM_UNFOLD_A:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_A:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\\D\ to \PWM_UNFOLD_A:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm_reg_i\\D\ to \PWM_UNFOLD_A:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_A:PWMUDB:prevCompare1\\D\ to \PWM_UNFOLD_A:PWMUDB:pwm_temp\
Aliasing \PWM_UNFOLD_B:PWMUDB:tc_reg_i\\D\ to \PWM_UNFOLD_B:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_B:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\\D\ to \PWM_UNFOLD_B:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm_reg_i\\D\ to \PWM_UNFOLD_B:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_B:PWMUDB:prevCompare1\\D\ to \PWM_UNFOLD_B:PWMUDB:pwm_temp\
Aliasing \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\\D\ to \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load_sync\
Aliasing \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\\D\ to \SPIS_1:BSPIS:es2:SPISlave:rx_status_6\
Removing Rhs of wire \PWM_BUCK:PWMUDB:ctrl_enable\[13] = \PWM_BUCK:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_BUCK:PWMUDB:hwCapture\[27] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:hwEnable\[28] = \PWM_BUCK:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_BUCK:PWMUDB:trig_out\[32] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\R\[34] = zero[16]
Removing Lhs of wire Net_287[35] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\S\[36] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_enable\[37] = \PWM_BUCK:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\[41] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\[42] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\R\[44] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\S\[45] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill\[48] = one[2]
Removing Rhs of wire \PWM_BUCK:PWMUDB:pwm_db\[50] = \PWM_BUCK:PWMUDB:pwm_i\[51]
Removing Rhs of wire \PWM_BUCK:PWMUDB:db_tc\[56] = \PWM_BUCK:PWMUDB:db_cnt_zero\[86]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\[57] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\[58] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\[60] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\[61] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ph1_reg_i\[66] = \PWM_BUCK:PWMUDB:ph1_i\[64]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ph2_reg_i\[67] = \PWM_BUCK:PWMUDB:ph2_i\[65]
Removing Rhs of wire Net_307[68] = \PWM_BUCK:PWMUDB:ph1_i\[64]
Removing Rhs of wire Net_147[69] = \PWM_BUCK:PWMUDB:ph2_i\[65]
Removing Rhs of wire \PWM_BUCK:PWMUDB:db_cnt_load_1\[73] = \PWM_BUCK:PWMUDB:dbcontrol_1\[74]
Removing Rhs of wire \PWM_BUCK:PWMUDB:db_cnt_load_0\[75] = \PWM_BUCK:PWMUDB:dbcontrol_0\[76]
Removing Rhs of wire sub_vi_vv_MODGEN_1_1[87] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_1\[252]
Removing Rhs of wire sub_vi_vv_MODGEN_1_0[89] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_0\[253]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_1\\R\[90] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_1\\S\[91] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_0\\R\[92] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_0\\S\[93] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_23\[134] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_22\[135] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_21\[136] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_20\[137] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_19\[138] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_18\[139] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_17\[140] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_16\[141] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_15\[142] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_14\[143] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_13\[144] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_12\[145] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_11\[146] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_10\[147] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_9\[148] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_8\[149] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_7\[150] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_6\[151] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_5\[152] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_4\[153] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_3\[154] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_2\[155] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_1\[156] = MODIN1_1[157]
Removing Rhs of wire MODIN1_1[157] = \PWM_BUCK:PWMUDB:db_cnt_1\[85]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_0\[158] = MODIN1_0[159]
Removing Rhs of wire MODIN1_0[159] = \PWM_BUCK:PWMUDB:db_cnt_0\[88]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[291] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[292] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_1\[294] = \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\[578]
Removing Lhs of wire \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_0\[296] = \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\[579]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_1\\R\[297] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_1\\S\[298] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_0\\R\[299] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_0\\S\[300] = zero[16]
Removing Rhs of wire \PWM_BUCK:PWMUDB:compare1\[302] = \PWM_BUCK:PWMUDB:cmp1_less\[303]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2\[308] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_temp\[309] = \PWM_BUCK:PWMUDB:cmp1\[307]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm1_i\[312] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm2_i\[313] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_6\[318] = zero[16]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_0\[319] = \PWM_BUCK:PWMUDB:cmp1_status_reg\[320]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_1\[321] = \PWM_BUCK:PWMUDB:cmp2_status_reg\[322]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_2\[323] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_3\[324] = \PWM_BUCK:PWMUDB:fifo_full\[325]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_4\[326] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status\[330] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\[331] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\[332] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\[333] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\[334] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\R\[335] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\S\[336] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_2\[340] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_1\[341] = \PWM_BUCK:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_0\[342] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_23\[460] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_22\[461] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_21\[462] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_20\[463] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_19\[464] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_18\[465] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_17\[466] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_16\[467] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_15\[468] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_14\[469] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_13\[470] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_12\[471] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_11\[472] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_10\[473] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_9\[474] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_8\[475] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_7\[476] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_6\[477] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_5\[478] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_4\[479] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_3\[480] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_2\[481] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_1\[482] = \PWM_BUCK:PWMUDB:MODIN2_1\[483]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODIN2_1\[483] = \PWM_BUCK:PWMUDB:dith_count_1\[293]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_0\[484] = \PWM_BUCK:PWMUDB:MODIN2_0\[485]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODIN2_0\[485] = \PWM_BUCK:PWMUDB:dith_count_0\[295]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[617] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[618] = one[2]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:ctrl_enable\[638] = \PWM_UNFOLD_A:PWMUDB:control_7\[639]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:hwCapture\[651] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:hwEnable\[652] = \PWM_UNFOLD_A:PWMUDB:ctrl_enable\[638]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:trig_out\[656] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:runmode_enable\\R\[658] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:runmode_enable\\S\[659] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_enable\[660] = \PWM_UNFOLD_A:PWMUDB:runmode_enable\[657]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\R\[664] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\S\[665] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\R\[667] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\S\[668] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill\[671] = one[2]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_db\[673] = \PWM_UNFOLD_A:PWMUDB:pwm_i\[674]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:db_tc\[679] = \PWM_UNFOLD_A:PWMUDB:db_cnt_zero\[709]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\R\[680] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\S\[681] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\R\[683] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\S\[684] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ph1_reg_i\[689] = \PWM_UNFOLD_A:PWMUDB:ph1_i\[687]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ph2_reg_i\[690] = \PWM_UNFOLD_A:PWMUDB:ph2_i\[688]
Removing Rhs of wire Net_148[691] = \PWM_UNFOLD_A:PWMUDB:ph1_i\[687]
Removing Rhs of wire Net_149[692] = \PWM_UNFOLD_A:PWMUDB:ph2_i\[688]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\[696] = \PWM_UNFOLD_A:PWMUDB:dbcontrol_1\[697]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\[698] = \PWM_UNFOLD_A:PWMUDB:dbcontrol_0\[699]
Removing Rhs of wire sub_vi_vv_MODGEN_3_1[710] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_1\[875]
Removing Rhs of wire sub_vi_vv_MODGEN_3_0[712] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_0\[876]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\R\[713] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\S\[714] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\R\[715] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\S\[716] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_23\[757] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_22\[758] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_21\[759] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_20\[760] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_19\[761] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_18\[762] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_17\[763] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_16\[764] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_15\[765] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_14\[766] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_13\[767] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_12\[768] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_11\[769] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_10\[770] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_9\[771] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_8\[772] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_7\[773] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_6\[774] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_5\[775] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_4\[776] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_3\[777] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_2\[778] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_1\[779] = MODIN3_1[780]
Removing Rhs of wire MODIN3_1[780] = \PWM_UNFOLD_A:PWMUDB:db_cnt_1\[708]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_0\[781] = MODIN3_0[782]
Removing Rhs of wire MODIN3_0[782] = \PWM_UNFOLD_A:PWMUDB:db_cnt_0\[711]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[914] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[915] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_1\[917] = \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_1\[1153]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_0\[919] = \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_0\[1154]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_1\\R\[920] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_1\\S\[921] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_0\\R\[922] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_0\\S\[923] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:compare1\[925] = \PWM_UNFOLD_A:PWMUDB:cmp1_less\[926]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2\[930] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_temp\[931] = \PWM_UNFOLD_A:PWMUDB:cmp1\[929]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm1_i\[934] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm2_i\[935] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:status_6\[940] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:status_0\[941] = \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\[942]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:status_1\[943] = \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\[944]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:status_2\[945] = \PWM_UNFOLD_A:PWMUDB:tc_i\[630]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:status_3\[946] = \PWM_UNFOLD_A:PWMUDB:fifo_full\[947]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:status_4\[948] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status\[952] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\R\[953] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\S\[954] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\R\[955] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\S\[956] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\R\[957] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\S\[958] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cs_addr_2\[962] = \PWM_UNFOLD_A:PWMUDB:tc_i\[630]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cs_addr_1\[963] = \PWM_UNFOLD_A:PWMUDB:runmode_enable\[657]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cs_addr_0\[964] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_23\[1035] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_22\[1036] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_21\[1037] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_20\[1038] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_19\[1039] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_18\[1040] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_17\[1041] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_16\[1042] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_15\[1043] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_14\[1044] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_13\[1045] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_12\[1046] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_11\[1047] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_10\[1048] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_9\[1049] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_8\[1050] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_7\[1051] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_6\[1052] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_5\[1053] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_4\[1054] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_3\[1055] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_2\[1056] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_1\[1057] = \PWM_UNFOLD_A:PWMUDB:MODIN4_1\[1058]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODIN4_1\[1058] = \PWM_UNFOLD_A:PWMUDB:dith_count_1\[916]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_0\[1059] = \PWM_UNFOLD_A:PWMUDB:MODIN4_0\[1060]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODIN4_0\[1060] = \PWM_UNFOLD_A:PWMUDB:dith_count_0\[918]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1192] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1193] = one[2]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:ctrl_enable\[1211] = \PWM_UNFOLD_B:PWMUDB:control_7\[1212]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:hwCapture\[1224] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:hwEnable\[1225] = \PWM_UNFOLD_B:PWMUDB:ctrl_enable\[1211]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:trig_out\[1229] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:runmode_enable\\R\[1231] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:runmode_enable\\S\[1232] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_enable\[1233] = \PWM_UNFOLD_B:PWMUDB:runmode_enable\[1230]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\R\[1237] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\S\[1238] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\R\[1240] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\S\[1241] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill\[1244] = one[2]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_db\[1246] = \PWM_UNFOLD_B:PWMUDB:pwm_i\[1247]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:db_tc\[1252] = \PWM_UNFOLD_B:PWMUDB:db_cnt_zero\[1282]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\R\[1253] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\S\[1254] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\R\[1256] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\S\[1257] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ph1_reg_i\[1262] = \PWM_UNFOLD_B:PWMUDB:ph1_i\[1260]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ph2_reg_i\[1263] = \PWM_UNFOLD_B:PWMUDB:ph2_i\[1261]
Removing Rhs of wire Net_150[1264] = \PWM_UNFOLD_B:PWMUDB:ph1_i\[1260]
Removing Rhs of wire Net_151[1265] = \PWM_UNFOLD_B:PWMUDB:ph2_i\[1261]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\[1269] = \PWM_UNFOLD_B:PWMUDB:dbcontrol_1\[1270]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\[1271] = \PWM_UNFOLD_B:PWMUDB:dbcontrol_0\[1272]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_1\[1283] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_1\[1448]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_0\[1285] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_0\[1449]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\R\[1286] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\S\[1287] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\R\[1288] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\S\[1289] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_23\[1330] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_22\[1331] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_21\[1332] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_20\[1333] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_19\[1334] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_18\[1335] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_17\[1336] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_16\[1337] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_15\[1338] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_14\[1339] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_13\[1340] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_12\[1341] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_11\[1342] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_10\[1343] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_9\[1344] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_8\[1345] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_7\[1346] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_6\[1347] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_5\[1348] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_4\[1349] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_3\[1350] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_2\[1351] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_1\[1352] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN5_1\[1353]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN5_1\[1353] = \PWM_UNFOLD_B:PWMUDB:db_cnt_1\[1281]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_0\[1354] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN5_0\[1355]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN5_0\[1355] = \PWM_UNFOLD_B:PWMUDB:db_cnt_0\[1284]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1487] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1488] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_1\[1490] = \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_1\[1726]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_0\[1492] = \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_0\[1727]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_1\\R\[1493] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_1\\S\[1494] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_0\\R\[1495] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_0\\S\[1496] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:compare1\[1498] = \PWM_UNFOLD_B:PWMUDB:cmp1_less\[1499]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2\[1503] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_temp\[1504] = \PWM_UNFOLD_B:PWMUDB:cmp1\[1502]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm1_i\[1507] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm2_i\[1508] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:status_6\[1513] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:status_0\[1514] = \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\[1515]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:status_1\[1516] = \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\[1517]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:status_2\[1518] = \PWM_UNFOLD_B:PWMUDB:tc_i\[1203]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:status_3\[1519] = \PWM_UNFOLD_B:PWMUDB:fifo_full\[1520]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:status_4\[1521] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status\[1525] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\R\[1526] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\S\[1527] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\R\[1528] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\S\[1529] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\R\[1530] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\S\[1531] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cs_addr_2\[1535] = \PWM_UNFOLD_B:PWMUDB:tc_i\[1203]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cs_addr_1\[1536] = \PWM_UNFOLD_B:PWMUDB:runmode_enable\[1230]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cs_addr_0\[1537] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_23\[1608] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_22\[1609] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_21\[1610] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_20\[1611] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_19\[1612] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_18\[1613] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_17\[1614] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_16\[1615] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_15\[1616] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_14\[1617] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_13\[1618] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_12\[1619] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_11\[1620] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_10\[1621] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_9\[1622] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_8\[1623] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_7\[1624] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_6\[1625] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_5\[1626] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_4\[1627] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_3\[1628] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_2\[1629] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_1\[1630] = \PWM_UNFOLD_B:PWMUDB:MODIN6_1\[1631]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODIN6_1\[1631] = \PWM_UNFOLD_B:PWMUDB:dith_count_1\[1489]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_0\[1632] = \PWM_UNFOLD_B:PWMUDB:MODIN6_0\[1633]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODIN6_0\[1633] = \PWM_UNFOLD_B:PWMUDB:dith_count_0\[1491]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1765] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1766] = one[2]
Removing Lhs of wire tmpOE__BUCK_LS_net_0[1774] = one[2]
Removing Lhs of wire tmpOE__A_HS_net_0[1781] = one[2]
Removing Lhs of wire tmpOE__A_LS_net_0[1787] = one[2]
Removing Lhs of wire tmpOE__B_HS_net_0[1793] = one[2]
Removing Lhs of wire tmpOE__B_LS_net_0[1799] = one[2]
Removing Rhs of wire \ADC_DelSig_V:aclock\[1805] = \ADC_DelSig_V:Net_438\[1838]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_3\[1806] = \ADC_DelSig_V:Net_470_3\[1839]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_2\[1807] = \ADC_DelSig_V:Net_470_2\[1840]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_1\[1808] = \ADC_DelSig_V:Net_470_1\[1841]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_0\[1809] = \ADC_DelSig_V:Net_470_0\[1842]
Removing Lhs of wire \ADC_DelSig_V:soc\[1810] = one[2]
Removing Lhs of wire \ADC_DelSig_V:Net_481\[1813] = zero[16]
Removing Lhs of wire \ADC_DelSig_V:Net_482\[1814] = zero[16]
Removing Lhs of wire \ADC_DelSig_V:Net_488\[1817] = \ADC_DelSig_V:Net_40\[1816]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[1867] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[1868] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[1869] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[1870] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[1871] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[1872] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[1873] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[1874] = zero[16]
Removing Lhs of wire \ADC_SAR_2:Net_188\[1877] = \ADC_SAR_2:Net_221\[1876]
Removing Lhs of wire \ADC_SAR_2:soc\[1883] = zero[16]
Removing Lhs of wire \ADC_SAR_2:tmpOE__Bypass_net_0\[1901] = one[2]
Removing Lhs of wire tmpOE__Pin_7_net_0[1917] = one[2]
Removing Lhs of wire tmpOE__Pin_8_net_0[1924] = one[2]
Removing Lhs of wire tmpOE__V_SENSE_net_0[1931] = one[2]
Removing Lhs of wire tmpOE__Pin_10_net_0[1937] = one[2]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_0\[1947] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_2\[1948] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_1\[1949] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_3\[1950] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_1\[1951] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_3\[1952] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_0\[1953] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_2\[1954] = zero[16]
Removing Lhs of wire \ADC_SAR_V:Net_188\[1957] = \ADC_SAR_V:Net_221\[1956]
Removing Lhs of wire \ADC_SAR_V:soc\[1963] = zero[16]
Removing Lhs of wire \ADC_SAR_V:tmpOE__Bypass_net_0\[1981] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[1997] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[1998] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[1999] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[2000] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[2001] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[2002] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[2003] = one[2]
Removing Lhs of wire \UART_1:Net_61\[2023] = \UART_1:Net_9\[2022]
Removing Lhs of wire Net_313[2027] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[2028] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[2030] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[2031] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[2035] = zero[16]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[2036] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[2095] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[2096] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[2097] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[2099] = \UART_1:BUART:tx_fifo_empty\[2060]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[2101] = \UART_1:BUART:tx_fifo_notfull\[2059]
Removing Lhs of wire tmpOE__Rx_1_net_0[2108] = one[2]
Removing Lhs of wire tmpOE__Tx_1_net_0[2114] = one[2]
Removing Lhs of wire tmpOE__SS_net_0[2120] = one[2]
Removing Lhs of wire tmpOE__SCLK_net_0[2126] = one[2]
Removing Lhs of wire tmpOE__MOSI_net_0[2132] = one[2]
Removing Lhs of wire tmpOE__MISO_net_0[2138] = one[2]
Removing Rhs of wire Net_380[2139] = \SPIS_1:miso_wire\[2175]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_to_dp\[2145] = \SPIS_1:Net_75\[2146]
Removing Lhs of wire \SPIS_1:Net_75\[2146] = Net_370[2133]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:counter_clk_src\[2148] = Net_371[2127]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosiclk_src\[2149] = Net_371[2127]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load\[2157] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\[2156]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:ff0_load\[2161] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\[2151]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:ff0_load_fin\[2162] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\[2151]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load_sync\[2163] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\[2159]
Removing Lhs of wire \SPIS_1:Net_81\[2165] = Net_374[2288]
Removing Rhs of wire \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\[2173] = \SPIS_1:BSPIS:es2:SPISlave:miso8\[2174]
Removing Rhs of wire \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\[2178] = \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_empty\[2179]
Removing Rhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\[2180] = \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_full\[2181]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:miso_tx_not_full\[2184] = \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\[2177]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_not_empty\[2185] = \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\[2183]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_to_dp_fin\[2195] = Net_370[2133]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cs_addr_1\[2197] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_1\[2228] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_0\[2229] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_6\[2271] = \SPIS_1:BSPIS:es2:SPISlave:byte_complete\[2158]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_5\[2272] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_4\[2273] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_3\[2274] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_2\[2275] = \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\[2266]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_1\[2276] = \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\[2177]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_6\[2280] = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\[2268]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_4\[2282] = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\[2182]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_3\[2283] = \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\[2183]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_2\[2284] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_1\[2285] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_0\[2286] = zero[16]
Removing Lhs of wire tmpOE__BUCK_HS_net_0[2292] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:tc_reg_i\\D\[2297] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_BUCK:PWMUDB:prevCapture\\D\[2298] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:trig_last\\D\[2299] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\[2302] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\D\[2303] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_db_reg\\D\[2304] = \PWM_BUCK:PWMUDB:pwm_db\[50]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_reg_i\\D\[2311] = \PWM_BUCK:PWMUDB:pwm_db\[50]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm1_reg_i\\D\[2312] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm2_reg_i\\D\[2313] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\D\[2314] = \PWM_BUCK:PWMUDB:cmp1_status\[329]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\D\[2315] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\D\[2316] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:prevCompare1\\D\[2317] = \PWM_BUCK:PWMUDB:cmp1\[307]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:tc_reg_i\\D\[2318] = \PWM_UNFOLD_A:PWMUDB:tc_i\[630]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:prevCapture\\D\[2319] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:trig_last\\D\[2320] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\D\[2323] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\D\[2324] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\\D\[2325] = \PWM_UNFOLD_A:PWMUDB:pwm_db\[673]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_reg_i\\D\[2332] = \PWM_UNFOLD_A:PWMUDB:pwm_db\[673]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\\D\[2333] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\\D\[2334] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\D\[2335] = \PWM_UNFOLD_A:PWMUDB:cmp1_status\[951]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\D\[2336] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\D\[2337] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:prevCompare1\\D\[2338] = \PWM_UNFOLD_A:PWMUDB:cmp1\[929]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:tc_reg_i\\D\[2339] = \PWM_UNFOLD_B:PWMUDB:tc_i\[1203]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:prevCapture\\D\[2340] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:trig_last\\D\[2341] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\D\[2344] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\D\[2345] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\\D\[2346] = \PWM_UNFOLD_B:PWMUDB:pwm_db\[1246]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_reg_i\\D\[2353] = \PWM_UNFOLD_B:PWMUDB:pwm_db\[1246]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\\D\[2354] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\\D\[2355] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\D\[2356] = \PWM_UNFOLD_B:PWMUDB:cmp1_status\[1524]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\D\[2357] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\D\[2358] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:prevCompare1\\D\[2359] = \PWM_UNFOLD_B:PWMUDB:cmp1\[1502]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2360] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[2365] = \UART_1:BUART:tx_bitclk_enable_pre\[2046]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\\D\[2370] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\[2159]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\\D\[2371] = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\[2268]

------------------------------------------------------
Aliased 0 equations, 480 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:cmp1\' (cost = 0):
\PWM_BUCK:PWMUDB:cmp1\ <= (\PWM_BUCK:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_tc\' (cost = 56):
\PWM_BUCK:PWMUDB:db_tc\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not MODIN1_0);

Note:  Expanding virtual equation for 'sub_vi_vv_MODGEN_1_0' (cost = 0):
sub_vi_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_BUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:cmp1\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:cmp1\ <= (\PWM_UNFOLD_A:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_tc\' (cost = 56):
\PWM_UNFOLD_A:PWMUDB:db_tc\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not MODIN3_0);

Note:  Expanding virtual equation for 'sub_vi_vv_MODGEN_3_0' (cost = 0):
sub_vi_vv_MODGEN_3_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_UNFOLD_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_UNFOLD_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_UNFOLD_A:PWMUDB:dith_count_1\ and \PWM_UNFOLD_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:cmp1\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:cmp1\ <= (\PWM_UNFOLD_B:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_tc\' (cost = 56):
\PWM_UNFOLD_B:PWMUDB:db_tc\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_0\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_0\ <= (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_UNFOLD_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_UNFOLD_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_UNFOLD_B:PWMUDB:dith_count_1\ and \PWM_UNFOLD_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:es2:SPISlave:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:es2:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:pwm_db\' (cost = 6):
\PWM_BUCK:PWMUDB:pwm_db\ <= ((\PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_BUCK:PWMUDB:db_edge_rise\ <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_BUCK:PWMUDB:db_edge_fall\ <= ((not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_BUCK:PWMUDB:db_ph1_run\ <= (\PWM_BUCK:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_BUCK:PWMUDB:db_ph2_run\ <= (\PWM_BUCK:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_run\' (cost = 32):
\PWM_BUCK:PWMUDB:db_run\ <= (\PWM_BUCK:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR \PWM_BUCK:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for 'sub_vi_vv_MODGEN_1_1' (cost = 12):
sub_vi_vv_MODGEN_1_1 <= ((MODIN1_1 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:dith_count_1\)
	OR (not \PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:pwm_db\' (cost = 6):
\PWM_UNFOLD_A:PWMUDB:pwm_db\ <= ((\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_UNFOLD_A:PWMUDB:db_edge_rise\ <= ((not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_UNFOLD_A:PWMUDB:db_edge_fall\ <= ((not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_UNFOLD_A:PWMUDB:db_ph1_run\ <= (\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_UNFOLD_A:PWMUDB:db_ph2_run\ <= (\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_run\' (cost = 32):
\PWM_UNFOLD_A:PWMUDB:db_run\ <= (\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for 'sub_vi_vv_MODGEN_3_1' (cost = 12):
sub_vi_vv_MODGEN_3_1 <= ((MODIN3_1 and MODIN3_0)
	OR (not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_UNFOLD_A:PWMUDB:dith_count_0\ and \PWM_UNFOLD_A:PWMUDB:dith_count_1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:dith_count_1\ and \PWM_UNFOLD_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:pwm_db\' (cost = 6):
\PWM_UNFOLD_B:PWMUDB:pwm_db\ <= ((\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_UNFOLD_B:PWMUDB:db_edge_rise\ <= ((not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_UNFOLD_B:PWMUDB:db_edge_fall\ <= ((not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_UNFOLD_B:PWMUDB:db_ph1_run\ <= (\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_UNFOLD_B:PWMUDB:db_ph2_run\ <= (\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_run\' (cost = 32):
\PWM_UNFOLD_B:PWMUDB:db_run\ <= (\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_1\' (cost = 12):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_1\ <= ((\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_UNFOLD_B:PWMUDB:dith_count_0\ and \PWM_UNFOLD_B:PWMUDB:dith_count_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:dith_count_1\ and \PWM_UNFOLD_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 167 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BUCK:PWMUDB:final_capture\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_capture\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_capture\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Rhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[262] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[271]
Removing Rhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[272] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[281]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_capture\[343] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[588] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[598] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[608] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[885] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\[894]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[895] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\[904]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_capture\[965] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1163] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1173] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1183] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1458] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\[1467]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1468] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\[1477]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_capture\[1538] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1736] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1746] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1756] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\D\[2300] = \PWM_BUCK:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:runmode_enable\\D\[2321] = \PWM_UNFOLD_A:PWMUDB:ctrl_enable\[638]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:runmode_enable\\D\[2342] = \PWM_UNFOLD_B:PWMUDB:ctrl_enable\[1211]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2367] = \UART_1:BUART:tx_ctrl_mark_last\[2104]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.348ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Sunday, 09 November 2014 12:42:19
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -d CY8C5568AXI-060 invert.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_16
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_2_theACLK'. Fanout=2, Signal=\ADC_SAR_2:Net_221\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_V_theACLK'. Fanout=2, Signal=\ADC_SAR_V:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_V_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_V:Net_487\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_374
    Analog  Clock 2: Automatic-assigning  clock 'ADC_DelSig_V_theACLK'. Fanout=1, Signal=\ADC_DelSig_V:Net_40\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_280
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_324:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SPIS_1:BSPIS:es2:SPISlave:misoclk_src\:macrocell'
    Removed unused cell/equation '\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\:macrocell'
    Removed unused cell/equation 'Net_324D:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_BUCK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_UNFOLD_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_UNFOLD_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:CntClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:MISOClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:MOSIClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 21 pin(s) will be assigned a location by the fitter: \ADC_SAR_2:Bypass(0)\, \ADC_SAR_V:Bypass(0)\, \LCD_Char_1:LCDPort(0)\, \LCD_Char_1:LCDPort(1)\, \LCD_Char_1:LCDPort(2)\, \LCD_Char_1:LCDPort(3)\, \LCD_Char_1:LCDPort(4)\, \LCD_Char_1:LCDPort(5)\, \LCD_Char_1:LCDPort(6)\, A_HS(0), A_LS(0), B_HS(0), B_LS(0), BUCK_HS(0), MISO(0), MOSI(0), Pin_7(0), Pin_8(0), Pin_10(0), SCLK(0), SS(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_cnt_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_cnt_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_cnt_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_cnt_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_cnt_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_cnt_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_UNFOLD_B:PWMUDB:final_kill_reg\, Duplicate of \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_UNFOLD_B:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_UNFOLD_B:PWMUDB:status_5\, Duplicate of \PWM_UNFOLD_A:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UNFOLD_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_ctrl_mark_last\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A_HS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_HS(0)__PA ,
            input => Net_148 ,
            pad => A_HS(0)_PAD );

    Pin : Name = A_LS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_LS(0)__PA ,
            input => Net_149 ,
            pad => A_LS(0)_PAD );

    Pin : Name = BUCK_HS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUCK_HS(0)__PA ,
            input => Net_147 ,
            pad => BUCK_HS(0)_PAD );

    Pin : Name = BUCK_LS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUCK_LS(0)__PA ,
            input => Net_307 ,
            pad => BUCK_LS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B_HS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_HS(0)__PA ,
            input => Net_150 ,
            pad => B_HS(0)_PAD );

    Pin : Name = B_LS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_LS(0)__PA ,
            input => Net_151 ,
            pad => B_LS(0)_PAD );

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            input => Net_380 ,
            pad => MISO(0)_PAD );

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            fb => Net_370 ,
            pad => MOSI(0)_PAD );

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            analog_term => Net_200 ,
            pad => Pin_10(0)_PAD );

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pad => Pin_7(0)_PAD );

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pad => Pin_8(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            fb => Net_371 ,
            pad => SCLK(0)_PAD );

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            fb => Net_372 ,
            pad => SS(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_309 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V_SENSE(0)__PA ,
            analog_term => Net_152 ,
            pad => V_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_2:Net_215\ ,
            pad => \ADC_SAR_2:Bypass(0)_PAD\ );

    Pin : Name = \ADC_SAR_V:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_V:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_V:Net_215\ ,
            pad => \ADC_SAR_V:Bypass(0)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1
            + !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0 * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0 * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:db_cnt_load_0\ * !MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=4)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_cnt_load_1\ * !MODIN1_1 * !MODIN1_0
            + MODIN1_1 * MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN3_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1
            + !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ * !MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=4)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ * !MODIN3_1 * !MODIN3_0
            + MODIN3_1 * MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)

    MacroCell: Name=Net_147, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_147 (fanout=1)

    MacroCell: Name=Net_148, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_148 (fanout=1)

    MacroCell: Name=Net_149, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_149 (fanout=1)

    MacroCell: Name=Net_150, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_150 (fanout=1)

    MacroCell: Name=Net_151, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_151 (fanout=1)

    MacroCell: Name=Net_307, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_307 (fanout=1)

    MacroCell: Name=Net_309, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_309 (fanout=1)

    MacroCell: Name=Net_380, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372 * \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\
        );
        Output = Net_380 (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * MODIN1_1
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * MODIN1_0
        );
        Output = \PWM_BUCK:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\
            + \PWM_BUCK:PWMUDB:pwm_db_reg\ * !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0
        );
        Output = \PWM_BUCK:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_BUCK:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BUCK:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_BUCK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\
        );
        Output = \PWM_BUCK:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_BUCK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\ * !\PWM_BUCK:PWMUDB:prevCompare1\
        );
        Output = \PWM_BUCK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUCK:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BUCK:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN3_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN3_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_A:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UNFOLD_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_B:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BUCK:PWMUDB:compare1\ ,
            z0_comb => \PWM_BUCK:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_BUCK:PWMUDB:status_3\ ,
            chain_in => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_280 ,
            cs_addr_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UNFOLD_A:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_UNFOLD_A:PWMUDB:compare1\ ,
            z0_comb => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_UNFOLD_A:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_280 ,
            cs_addr_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UNFOLD_B:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_UNFOLD_B:PWMUDB:compare1\ ,
            z0_comb => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_UNFOLD_B:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\
        PORT MAP (
            clock => Net_371 ,
            cs_addr_2 => Net_372 ,
            cs_addr_0 => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ ,
            so_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000101000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001100000100111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\
        PORT MAP (
            clock => Net_371 ,
            cs_addr_2 => Net_372 ,
            route_si => Net_370 ,
            f0_load => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000010001000001111111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_16 ,
            status_5 => \PWM_BUCK:PWMUDB:status_5\ ,
            status_3 => \PWM_BUCK:PWMUDB:status_3\ ,
            status_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            status_0 => \PWM_BUCK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_280 ,
            status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
            status_3 => \PWM_UNFOLD_A:PWMUDB:status_3\ ,
            status_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            status_0 => \PWM_UNFOLD_A:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_280 ,
            status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
            status_3 => \PWM_UNFOLD_B:PWMUDB:status_3\ ,
            status_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            status_0 => \PWM_UNFOLD_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\
        PORT MAP (
            clock => Net_374 ,
            status_6 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ ,
            status_5 => \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ ,
            status_4 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ ,
            status_3 => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\
        PORT MAP (
            clock => Net_374 ,
            status_6 => \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
            status_0 => \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_1\
        PORT MAP (
            clock => Net_374 ,
            in => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
            out => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_2\
        PORT MAP (
            clock => Net_374 ,
            in => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ ,
            out => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_3\
        PORT MAP (
            clock => Net_374 ,
            in => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ ,
            out => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_BUCK:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_BUCK:PWMUDB:control_6\ ,
            control_5 => \PWM_BUCK:PWMUDB:control_5\ ,
            control_4 => \PWM_BUCK:PWMUDB:control_4\ ,
            control_3 => \PWM_BUCK:PWMUDB:control_3\ ,
            control_2 => \PWM_BUCK:PWMUDB:control_2\ ,
            control_1 => \PWM_BUCK:PWMUDB:control_1\ ,
            control_0 => \PWM_BUCK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
        PORT MAP (
            control_7 => \PWM_BUCK:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_BUCK:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_BUCK:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_BUCK:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_BUCK:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_BUCK:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_BUCK:PWMUDB:db_cnt_load_1\ ,
            control_0 => \PWM_BUCK:PWMUDB:db_cnt_load_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_UNFOLD_A:PWMUDB:control_6\ ,
            control_5 => \PWM_UNFOLD_A:PWMUDB:control_5\ ,
            control_4 => \PWM_UNFOLD_A:PWMUDB:control_4\ ,
            control_3 => \PWM_UNFOLD_A:PWMUDB:control_3\ ,
            control_2 => \PWM_UNFOLD_A:PWMUDB:control_2\ ,
            control_1 => \PWM_UNFOLD_A:PWMUDB:control_1\ ,
            control_0 => \PWM_UNFOLD_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ ,
            control_0 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_UNFOLD_B:PWMUDB:control_6\ ,
            control_5 => \PWM_UNFOLD_B:PWMUDB:control_5\ ,
            control_4 => \PWM_UNFOLD_B:PWMUDB:control_4\ ,
            control_3 => \PWM_UNFOLD_B:PWMUDB:control_3\ ,
            control_2 => \PWM_UNFOLD_B:PWMUDB:control_2\ ,
            control_1 => \PWM_UNFOLD_B:PWMUDB:control_1\ ,
            control_0 => \PWM_UNFOLD_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ ,
            control_0 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS_1:BSPIS:es2:SPISlave:BitCounter\
        PORT MAP (
            clock => Net_371 ,
            reset => Net_372 ,
            enable => \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ ,
            count_6 => \SPIS_1:BSPIS:es2:SPISlave:count_6\ ,
            count_5 => \SPIS_1:BSPIS:es2:SPISlave:count_5\ ,
            count_4 => \SPIS_1:BSPIS:es2:SPISlave:count_4\ ,
            count_3 => \SPIS_1:BSPIS:es2:SPISlave:count_3\ ,
            count_2 => \SPIS_1:BSPIS:es2:SPISlave:count_2\ ,
            count_1 => \SPIS_1:BSPIS:es2:SPISlave:count_1\ ,
            count_0 => \SPIS_1:BSPIS:es2:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_V:IRQ\
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_203 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_V:IRQ\
        PORT MAP (
            interrupt => Net_196 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    5 :    3 :    8 :  62.50%
Analog domain clock dividers  :    3 :    1 :    4 :  75.00%
Pins                          :   28 :   42 :   70 :  40.00%
UDB Macrocells                :   54 :  138 :  192 :  28.13%
UDB Unique Pterms             :   98 :  286 :  384 :  25.52%
UDB Total Pterms              :  111 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    6 
                   Sync Cells :    3 (in 1 status cell)
UDB Control Cells             :    7 :   17 :   24 :  29.17%
            Control Registers :    6 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.161ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_303" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : BUCK_LS(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : V_SENSE(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Pin_10(0)
IO_2@[IOP=(6)][IoId=(2)] : Pin_7(0)
IO_3@[IOP=(0)][IoId=(3)] : Pin_8(0)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_V:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_V:DSM2\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_2:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_V:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_V:Bypass(0)\ (SAR-ExtVref)
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 63% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : BUCK_LS(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : V_SENSE(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Pin_10(0)
IO_2@[IOP=(6)][IoId=(2)] : Pin_7(0)
IO_3@[IOP=(0)][IoId=(3)] : Pin_8(0)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_V:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_V:DSM2\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_2:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_V:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_V:Bypass(0)\ (SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 1s.904ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_V:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_V:Net_690\ {
    common_vssa
  }
  Net: Net_200 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_152 {
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p6_5
    p6_5
  }
  Net: \ADC_DelSig_V:Net_580\ {
  }
  Net: \ADC_DelSig_V:Net_573\ {
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_2:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_2:Net_248\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref_1024
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: Net_303 {
  }
  Net: \ADC_SAR_V:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_V:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: AmuxNet::\ADC_DelSig_V:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vref_vssa
    dsm_0_vref_vssa
    common_vssa
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_200
  agr7_x_sar_1_vplus                               -> Net_200
  agr7                                             -> Net_200
  agr7_x_p3_3                                      -> Net_200
  p3_3                                             -> Net_200
  dsm_0_vplus                                      -> Net_152
  agl1_x_dsm_0_vplus                               -> Net_152
  agl1                                             -> Net_152
  agl1_x_p6_5                                      -> Net_152
  p6_5                                             -> Net_152
  sar_1_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_2:Net_126\
  p0_2                                             -> \ADC_SAR_2:Net_215\
  p0_2_exvref                                      -> \ADC_SAR_2:Net_215\
  sar_0_vref                                       -> \ADC_SAR_2:Net_248\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_2:Net_248\
  sar_0_vref_1024                                  -> \ADC_SAR_2:Net_248\
  common_vref_1024                                 -> \ADC_SAR_2:Net_248\
  sar_1_vref_1024                                  -> \ADC_SAR_2:Net_248\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_2:Net_248\
  sar_1_vref                                       -> \ADC_SAR_2:Net_248\
  sar_0_vrefhi                                     -> \ADC_SAR_V:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_V:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_V:Net_126\
  p0_4                                             -> \ADC_SAR_V:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_V:Net_215\
  dsm_0_vminus                                     -> \ADC_DelSig_V:Net_520\
  common_vssa                                      -> \ADC_DelSig_V:Net_690\
  dsm_0_vminus_x_dsm_0_vref_vssa                   -> AmuxNet::\ADC_DelSig_V:AMux\
  dsm_0_vref_vssa                                  -> AmuxNet::\ADC_DelSig_V:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_V:AMux\ {
     Mouth: \ADC_DelSig_V:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_V:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_V:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_V:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.57
                   Pterms :            5.29
               Macrocells :            2.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.007ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 529, final cost is 529 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       7.91 :       4.91
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_B:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_151, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_151 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_280 ,
        cs_addr_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UNFOLD_B:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_UNFOLD_B:PWMUDB:compare1\ ,
        z0_comb => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_UNFOLD_B:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_280 ,
        status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
        status_3 => \PWM_UNFOLD_B:PWMUDB:status_3\ ,
        status_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        status_0 => \PWM_UNFOLD_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_150, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_280 ,
        cs_addr_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UNFOLD_A:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_UNFOLD_A:PWMUDB:compare1\ ,
        z0_comb => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_UNFOLD_A:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ ,
        control_0 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_149, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_149 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ * !MODIN3_1 * !MODIN3_0
            + MODIN3_1 * MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_148, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_148 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN3_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN3_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\
    PORT MAP (
        clock => Net_371 ,
        cs_addr_2 => Net_372 ,
        route_si => Net_370 ,
        f0_load => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000010001000001111111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_UNFOLD_B:PWMUDB:control_6\ ,
        control_5 => \PWM_UNFOLD_B:PWMUDB:control_5\ ,
        control_4 => \PWM_UNFOLD_B:PWMUDB:control_4\ ,
        control_3 => \PWM_UNFOLD_B:PWMUDB:control_3\ ,
        control_2 => \PWM_UNFOLD_B:PWMUDB:control_2\ ,
        control_1 => \PWM_UNFOLD_B:PWMUDB:control_1\ ,
        control_0 => \PWM_UNFOLD_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_1\
    PORT MAP (
        clock => Net_374 ,
        in => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
        out => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_3\
    PORT MAP (
        clock => Net_374 ,
        in => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ ,
        out => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_309, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_309 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:inv_ss\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_380, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372 * \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\
        );
        Output = Net_380 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\
    PORT MAP (
        clock => Net_371 ,
        cs_addr_2 => Net_372 ,
        cs_addr_0 => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ ,
        so_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000101000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001100000100111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:es2:SPISlave:BitCounter\
    PORT MAP (
        clock => Net_371 ,
        reset => Net_372 ,
        enable => \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ ,
        count_6 => \SPIS_1:BSPIS:es2:SPISlave:count_6\ ,
        count_5 => \SPIS_1:BSPIS:es2:SPISlave:count_5\ ,
        count_4 => \SPIS_1:BSPIS:es2:SPISlave:count_4\ ,
        count_3 => \SPIS_1:BSPIS:es2:SPISlave:count_3\ ,
        count_2 => \SPIS_1:BSPIS:es2:SPISlave:count_2\ ,
        count_1 => \SPIS_1:BSPIS:es2:SPISlave:count_1\ ,
        count_0 => \SPIS_1:BSPIS:es2:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BUCK:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BUCK:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUCK:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BUCK:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_cnt_load_1\ * !MODIN1_1 * !MODIN1_0
            + MODIN1_1 * MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\
    PORT MAP (
        clock => Net_374 ,
        status_6 => \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
        status_0 => \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_BUCK:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_BUCK:PWMUDB:control_6\ ,
        control_5 => \PWM_BUCK:PWMUDB:control_5\ ,
        control_4 => \PWM_BUCK:PWMUDB:control_4\ ,
        control_3 => \PWM_BUCK:PWMUDB:control_3\ ,
        control_2 => \PWM_BUCK:PWMUDB:control_2\ ,
        control_1 => \PWM_BUCK:PWMUDB:control_1\ ,
        control_0 => \PWM_BUCK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UNFOLD_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\
    PORT MAP (
        clock => Net_374 ,
        status_6 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ ,
        status_5 => \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ ,
        status_4 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ ,
        status_3 => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ ,
        control_0 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_0, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1
            + !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN3_0 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ * !MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_A:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_280 ,
        status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
        status_3 => \PWM_UNFOLD_A:PWMUDB:status_3\ ,
        status_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        status_0 => \PWM_UNFOLD_A:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_UNFOLD_A:PWMUDB:control_6\ ,
        control_5 => \PWM_UNFOLD_A:PWMUDB:control_5\ ,
        control_4 => \PWM_UNFOLD_A:PWMUDB:control_4\ ,
        control_3 => \PWM_UNFOLD_A:PWMUDB:control_3\ ,
        control_2 => \PWM_UNFOLD_A:PWMUDB:control_2\ ,
        control_1 => \PWM_UNFOLD_A:PWMUDB:control_1\ ,
        control_0 => \PWM_UNFOLD_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_2\
    PORT MAP (
        clock => Net_374 ,
        in => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ ,
        out => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\
            + \PWM_BUCK:PWMUDB:pwm_db_reg\ * !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0
        );
        Output = \PWM_BUCK:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_147, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BUCK:PWMUDB:compare1\ ,
        z0_comb => \PWM_BUCK:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_BUCK:PWMUDB:status_3\ ,
        chain_in => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * MODIN1_1
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * MODIN1_0
        );
        Output = \PWM_BUCK:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BUCK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\
        );
        Output = \PWM_BUCK:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BUCK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\ * !\PWM_BUCK:PWMUDB:prevCompare1\
        );
        Output = \PWM_BUCK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1
            + !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0 * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_1 * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * MODIN1_0 * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:db_cnt_load_0\ * !MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_307, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_307 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_16 ,
        status_5 => \PWM_BUCK:PWMUDB:status_5\ ,
        status_3 => \PWM_BUCK:PWMUDB:status_3\ ,
        status_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        status_0 => \PWM_BUCK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
    PORT MAP (
        control_7 => \PWM_BUCK:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_BUCK:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_BUCK:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_BUCK:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_BUCK:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_BUCK:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_BUCK:PWMUDB:db_cnt_load_1\ ,
        control_0 => \PWM_BUCK:PWMUDB:db_cnt_load_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_203 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_V:IRQ\
        PORT MAP (
            interrupt => Net_196 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_V:IRQ\
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_309 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_2:Net_215\ ,
        pad => \ADC_SAR_2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_V:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_V:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_V:Net_215\ ,
        pad => \ADC_SAR_V:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        fb => Net_371 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = B_LS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_LS(0)__PA ,
        input => Net_151 ,
        pad => B_LS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BUCK_LS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUCK_LS(0)__PA ,
        input => Net_307 ,
        pad => BUCK_LS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        analog_term => Net_200 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        input => Net_380 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        fb => Net_370 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = A_LS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_LS(0)__PA ,
        input => Net_149 ,
        pad => A_LS(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = BUCK_HS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUCK_HS(0)__PA ,
        input => Net_147 ,
        pad => BUCK_HS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = B_HS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_HS(0)__PA ,
        input => Net_150 ,
        pad => B_HS(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = V_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V_SENSE(0)__PA ,
        analog_term => Net_152 ,
        pad => V_SENSE(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        fb => Net_372 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = A_HS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_HS(0)__PA ,
        input => Net_148 ,
        pad => A_HS(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_16 ,
            dclk_0 => Net_16_local ,
            aclk_glb_0 => \ADC_SAR_2:Net_221\ ,
            aclk_0 => \ADC_SAR_2:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_2:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_2:Net_221_adig_local\ ,
            aclk_glb_1 => \ADC_SAR_V:Net_221\ ,
            aclk_1 => \ADC_SAR_V:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_V:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_SAR_V:Net_221_adig_local\ ,
            dclk_glb_1 => \ADC_DelSig_V:Net_487\ ,
            dclk_1 => \ADC_DelSig_V:Net_487_local\ ,
            dclk_glb_2 => Net_374 ,
            dclk_2 => Net_374_local ,
            aclk_glb_2 => \ADC_DelSig_V:Net_40\ ,
            aclk_2 => \ADC_DelSig_V:Net_40_local\ ,
            clk_a_dig_glb_2 => \ADC_DelSig_V:Net_40_adig\ ,
            clk_a_dig_2 => \ADC_DelSig_V:Net_40_adig_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_280 ,
            dclk_4 => Net_280_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_V:DSM2\
        PORT MAP (
            aclock => \ADC_DelSig_V:Net_40\ ,
            vplus => Net_152 ,
            vminus => \ADC_DelSig_V:Net_520\ ,
            reset_dec => \ADC_DelSig_V:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_V:Net_487_local\ ,
            ext_pin_1 => \ADC_DelSig_V:Net_580\ ,
            ext_pin_2 => \ADC_DelSig_V:Net_573\ ,
            dec_clock => \ADC_DelSig_V:aclock\ ,
            mod_dat_3 => \ADC_DelSig_V:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_V:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_V:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_V:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_V:Net_5_7\ ,
            dout_udb_6 => \ADC_DelSig_V:Net_5_6\ ,
            dout_udb_5 => \ADC_DelSig_V:Net_5_5\ ,
            dout_udb_4 => \ADC_DelSig_V:Net_5_4\ ,
            dout_udb_3 => \ADC_DelSig_V:Net_5_3\ ,
            dout_udb_2 => \ADC_DelSig_V:Net_5_2\ ,
            dout_udb_1 => \ADC_DelSig_V:Net_5_1\ ,
            dout_udb_0 => \ADC_DelSig_V:Net_5_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 9
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_V:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_V:aclock\ ,
            mod_dat_3 => \ADC_DelSig_V:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_V:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_V:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_V:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_V:mod_reset\ ,
            interrupt => Net_186 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\ADC_SAR_2:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_2:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_V:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_DelSig_V:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_V:ADC_SAR\
        PORT MAP (
            vplus => Net_303 ,
            vminus => \ADC_SAR_V:Net_126\ ,
            ext_pin => \ADC_SAR_V:Net_215\ ,
            vrefhi_out => \ADC_SAR_V:Net_126\ ,
            vref => \ADC_SAR_2:Net_248\ ,
            clock => \ADC_SAR_V:Net_221\ ,
            pump_clock => \ADC_SAR_V:Net_221\ ,
            irq => \ADC_SAR_V:Net_252\ ,
            next => Net_199 ,
            data_out_udb_11 => \ADC_SAR_V:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_V:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_V:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_V:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_V:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_V:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_V:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_V:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_V:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_V:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_V:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_V:Net_207_0\ ,
            eof_udb => Net_196 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_200 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_215\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_2:Net_248\ ,
            clock => \ADC_SAR_2:Net_221\ ,
            pump_clock => \ADC_SAR_2:Net_221\ ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_206 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_203 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_V:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_V:Net_690\ ,
            muxin_0 => \ADC_DelSig_V:Net_690\ ,
            vout => \ADC_DelSig_V:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_309)
     |   2 |       |      NONE |      HI_Z_ANALOG |   \ADC_SAR_2:Bypass(0)\ | Analog(\ADC_SAR_2:Net_215\)
     |   4 |       |      NONE |      HI_Z_ANALOG |   \ADC_SAR_V:Bypass(0)\ | Analog(\ADC_SAR_V:Net_215\)
     |   5 |       |      NONE |     HI_Z_DIGITAL |                 SCLK(0) | FB(Net_371)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   1 |   4 |       |      NONE |         CMOS_OUT |                 B_LS(0) | In(Net_151)
     |   6 |     * |      NONE |         CMOS_OUT |              BUCK_LS(0) | In(Net_307)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   2 |   0 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   3 |   3 |       |      NONE |      HI_Z_ANALOG |               Pin_10(0) | Analog(Net_200)
     |   6 |       |      NONE |         CMOS_OUT |                 MISO(0) | In(Net_380)
     |   7 |       |      NONE |      HI_Z_ANALOG |                Pin_8(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | 
     |   4 |       |      NONE |     HI_Z_DIGITAL |                 MOSI(0) | FB(Net_370)
     |   6 |       |      NONE |      HI_Z_ANALOG |                Pin_7(0) | 
     |   7 |       |      NONE |         CMOS_OUT |                 A_LS(0) | In(Net_149)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   5 |   1 |       |      NONE |         CMOS_OUT |              BUCK_HS(0) | In(Net_147)
     |   6 |       |      NONE |         CMOS_OUT |                 B_HS(0) | In(Net_150)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   6 |   5 |     * |      NONE |      HI_Z_ANALOG |              V_SENSE(0) | Analog(Net_152)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
  15 |   5 |       |      NONE |     HI_Z_DIGITAL |                   SS(0) | FB(Net_372)
     |   7 |       |      NONE |         CMOS_OUT |                 A_HS(0) | In(Net_148)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.016ms
Digital Placement phase: Elapsed time ==> 5s.810ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.966ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.944ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: invert_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( SCLK(0)/fb ). (File=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert_timing.html)
Timing report is in invert_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.649ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 19s.516ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 19s.556ms
API generation phase: Elapsed time ==> 5s.372ms
Dependency generation phase: Elapsed time ==> 0s.048ms
Cleanup phase: Elapsed time ==> 0s.008ms
