{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681616739246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681616739246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 04:45:39 2023 " "Processing started: Sun Apr 16 04:45:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681616739246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616739246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v1 -c CPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v1 -c CPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616739246 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616739401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681616739484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681616739484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/input_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/input_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_regs " "Found entity 1: input_regs" {  } { { "../../rtl/v1/input_regs.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/input_regs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/sfixed_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/sfixed_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_mult " "Found entity 1: sfixed_mult" {  } { { "../../rtl/v1/sfixed_mult.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/sfixed_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/sfixed_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/sfixed_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_adder " "Found entity 1: sfixed_adder" {  } { { "../../rtl/v1/sfixed_adder.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/sfixed_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../rtl/v1/register_file.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "../../rtl/v1/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../rtl/v1/program_counter.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "../../rtl/v1/mux_21.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../../rtl/v1/instruction_decoder.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/instruction_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes (SystemVerilog) " "Found design unit 1: datatypes (SystemVerilog)" {  } { { "../../rtl/v1/datatypes.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/datatypes.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_top " "Found entity 1: CPU_top" {  } { { "../../rtl/v1/CPU_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../../rtl/v1/CPU.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../../rtl/v1/clk_divider.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../rtl/v1/ALU.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681616747061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_top " "Elaborating entity \"CPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681616747092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd0 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd0\"" {  } { { "../../rtl/v1/CPU_top.sv" "cd0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU_top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu0\"" {  } { { "../../rtl/v1/CPU_top.sv" "cpu0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter CPU:cpu0\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"CPU:cpu0\|program_counter:pc\"" {  } { { "../../rtl/v1/CPU.sv" "pc" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory CPU:cpu0\|program_memory:pm " "Elaborating entity \"program_memory\" for hierarchy \"CPU:cpu0\|program_memory:pm\"" {  } { { "../../rtl/v1/CPU.sv" "pm" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747096 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.data_a 0 program_memory.sv(9) " "Net \"prog_mem.data_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v1/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681616747097 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.waddr_a 0 program_memory.sv(9) " "Net \"prog_mem.waddr_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v1/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681616747097 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.we_a 0 program_memory.sv(9) " "Net \"prog_mem.we_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v1/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681616747097 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpu0\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpu0\|register_file:rf\"" {  } { { "../../rtl/v1/CPU.sv" "rf" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747097 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "gpr \"MLAB\" register_file.sv(19) " "Verilog HDL warning at register_file.sv(19): can't infer memory for variable 'gpr' with attribute '\"MLAB\"'." {  } { { "../../rtl/v1/register_file.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/register_file.sv" 19 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1681616747098 "|CPU_top|CPU:cpu0|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder CPU:cpu0\|instruction_decoder:id " "Elaborating entity \"instruction_decoder\" for hierarchy \"CPU:cpu0\|instruction_decoder:id\"" {  } { { "../../rtl/v1/CPU.sv" "id" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu0\|ALU:alu\"" {  } { { "../../rtl/v1/CPU.sv" "alu" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/CPU.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_regs CPU:cpu0\|ALU:alu\|input_regs:regs " "Elaborating entity \"input_regs\" for hierarchy \"CPU:cpu0\|ALU:alu\|input_regs:regs\"" {  } { { "../../rtl/v1/ALU.sv" "regs" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 CPU:cpu0\|ALU:alu\|mux_21:b_mux " "Elaborating entity \"mux_21\" for hierarchy \"CPU:cpu0\|ALU:alu\|mux_21:b_mux\"" {  } { { "../../rtl/v1/ALU.sv" "b_mux" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfixed_mult CPU:cpu0\|ALU:alu\|sfixed_mult:m0 " "Elaborating entity \"sfixed_mult\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\"" {  } { { "../../rtl/v1/ALU.sv" "m0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfixed_adder CPU:cpu0\|ALU:alu\|sfixed_adder:a0 " "Elaborating entity \"sfixed_adder\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_adder:a0\"" {  } { { "../../rtl/v1/ALU.sv" "a0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v1/ALU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681616747643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681616747814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681616747907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681616747907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681616747968 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681616747968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681616747968 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1681616747968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681616747968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681616747977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 04:45:47 2023 " "Processing ended: Sun Apr 16 04:45:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681616747977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681616747977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681616747977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681616747977 ""}
