

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_265_20'
================================================================
* Date:           Mon May 13 18:48:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.745 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125|  1.000 us|  1.000 us|  125|  125|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_265_20  |      123|      123|        14|          8|          1|    14|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 8, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln269_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln269_2"   --->   Operation 19 'read' 'sext_ln269_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln269_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln269"   --->   Operation 20 'read' 'sext_ln269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln269_2_cast = sext i24 %sext_ln269_2_read"   --->   Operation 21 'sext' 'sext_ln269_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln269_cast = sext i24 %sext_ln269_read"   --->   Operation 22 'sext' 'sext_ln269_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 188, i13 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body775.0.split"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [receiver.cpp:271]   --->   Operation 26 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_4, i32 4, i32 11" [receiver.cpp:264]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i8 %lshr_ln" [receiver.cpp:264]   --->   Operation 28 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln264" [receiver.cpp:269]   --->   Operation 29 'getelementptr' 'matched_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:269]   --->   Operation 30 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln264" [receiver.cpp:269]   --->   Operation 31 'getelementptr' 'matched_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:269]   --->   Operation 32 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln265 = add i8 %lshr_ln, i8 2" [receiver.cpp:265]   --->   Operation 33 'add' 'add_ln265' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i8 %add_ln265" [receiver.cpp:265]   --->   Operation 34 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265" [receiver.cpp:269]   --->   Operation 35 'getelementptr' 'matched_I_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:269]   --->   Operation 36 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265" [receiver.cpp:269]   --->   Operation 37 'getelementptr' 'matched_Q_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:269]   --->   Operation 38 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:269]   --->   Operation 39 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:269]   --->   Operation 40 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:269]   --->   Operation 41 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:269]   --->   Operation 42 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln265_1 = add i8 %lshr_ln, i8 4" [receiver.cpp:265]   --->   Operation 43 'add' 'add_ln265_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i8 %add_ln265_1" [receiver.cpp:265]   --->   Operation 44 'zext' 'zext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_1" [receiver.cpp:269]   --->   Operation 45 'getelementptr' 'matched_I_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:269]   --->   Operation 46 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_1" [receiver.cpp:269]   --->   Operation 47 'getelementptr' 'matched_Q_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:269]   --->   Operation 48 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln265_2 = add i8 %lshr_ln, i8 6" [receiver.cpp:265]   --->   Operation 49 'add' 'add_ln265_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln265_2 = zext i8 %add_ln265_2" [receiver.cpp:265]   --->   Operation 50 'zext' 'zext_ln265_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_2" [receiver.cpp:269]   --->   Operation 51 'getelementptr' 'matched_I_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:269]   --->   Operation 52 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_2" [receiver.cpp:269]   --->   Operation 53 'getelementptr' 'matched_Q_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:269]   --->   Operation 54 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln269_1 = sext i18 %matched_I_12_load" [receiver.cpp:269]   --->   Operation 55 'sext' 'sext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln269_3 = sext i18 %matched_Q_12_load" [receiver.cpp:269]   --->   Operation 56 'sext' 'sext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (5.74ns)   --->   "%mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1" [receiver.cpp:269]   --->   Operation 57 'mul' 'mul_ln269' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [3/3] (5.74ns)   --->   "%mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3" [receiver.cpp:270]   --->   Operation 58 'mul' 'mul_ln270_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln269_4 = sext i18 %matched_I_12_load_1" [receiver.cpp:269]   --->   Operation 59 'sext' 'sext_ln269_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln269_5 = sext i18 %matched_Q_12_load_1" [receiver.cpp:269]   --->   Operation 60 'sext' 'sext_ln269_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4" [receiver.cpp:269]   --->   Operation 61 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [3/3] (5.74ns)   --->   "%mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5" [receiver.cpp:270]   --->   Operation 62 'mul' 'mul_ln270_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:269]   --->   Operation 63 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:269]   --->   Operation 64 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:269]   --->   Operation 65 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:269]   --->   Operation 66 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln265_3 = add i8 %lshr_ln, i8 8" [receiver.cpp:265]   --->   Operation 67 'add' 'add_ln265_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln265_3 = zext i8 %add_ln265_3" [receiver.cpp:265]   --->   Operation 68 'zext' 'zext_ln265_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_3" [receiver.cpp:269]   --->   Operation 69 'getelementptr' 'matched_I_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:269]   --->   Operation 70 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_3" [receiver.cpp:269]   --->   Operation 71 'getelementptr' 'matched_Q_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:269]   --->   Operation 72 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 73 [1/1] (1.91ns)   --->   "%add_ln265_4 = add i8 %lshr_ln, i8 10" [receiver.cpp:265]   --->   Operation 73 'add' 'add_ln265_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln265_4 = zext i8 %add_ln265_4" [receiver.cpp:265]   --->   Operation 74 'zext' 'zext_ln265_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_4" [receiver.cpp:269]   --->   Operation 75 'getelementptr' 'matched_I_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:269]   --->   Operation 76 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_4" [receiver.cpp:269]   --->   Operation 77 'getelementptr' 'matched_Q_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:269]   --->   Operation 78 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 79 [2/3] (5.74ns)   --->   "%mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1" [receiver.cpp:269]   --->   Operation 79 'mul' 'mul_ln269' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269)   --->   "%mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3" [receiver.cpp:269]   --->   Operation 80 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln270)   --->   "%mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1" [receiver.cpp:270]   --->   Operation 81 'mul' 'mul_ln270' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [2/3] (5.74ns)   --->   "%mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3" [receiver.cpp:270]   --->   Operation 82 'mul' 'mul_ln270_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4" [receiver.cpp:269]   --->   Operation 83 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_1)   --->   "%mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5" [receiver.cpp:269]   --->   Operation 84 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_1)   --->   "%mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4" [receiver.cpp:270]   --->   Operation 85 'mul' 'mul_ln270_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/3] (5.74ns)   --->   "%mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5" [receiver.cpp:270]   --->   Operation 86 'mul' 'mul_ln270_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln269_6 = sext i18 %matched_I_12_load_2" [receiver.cpp:269]   --->   Operation 87 'sext' 'sext_ln269_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln269_7 = sext i18 %matched_Q_12_load_2" [receiver.cpp:269]   --->   Operation 88 'sext' 'sext_ln269_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [3/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6" [receiver.cpp:269]   --->   Operation 89 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [3/3] (5.74ns)   --->   "%mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7" [receiver.cpp:270]   --->   Operation 90 'mul' 'mul_ln270_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln269_8 = sext i18 %matched_I_12_load_3" [receiver.cpp:269]   --->   Operation 91 'sext' 'sext_ln269_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln269_9 = sext i18 %matched_Q_12_load_3" [receiver.cpp:269]   --->   Operation 92 'sext' 'sext_ln269_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8" [receiver.cpp:269]   --->   Operation 93 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [3/3] (5.74ns)   --->   "%mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9" [receiver.cpp:270]   --->   Operation 94 'mul' 'mul_ln270_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:269]   --->   Operation 95 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:269]   --->   Operation 96 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:269]   --->   Operation 97 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:269]   --->   Operation 98 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln265_5 = add i8 %lshr_ln, i8 12" [receiver.cpp:265]   --->   Operation 99 'add' 'add_ln265_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln265_5 = zext i8 %add_ln265_5" [receiver.cpp:265]   --->   Operation 100 'zext' 'zext_ln265_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_5" [receiver.cpp:269]   --->   Operation 101 'getelementptr' 'matched_I_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:269]   --->   Operation 102 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_5" [receiver.cpp:269]   --->   Operation 103 'getelementptr' 'matched_Q_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:269]   --->   Operation 104 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln265_6 = add i8 %lshr_ln, i8 14" [receiver.cpp:265]   --->   Operation 105 'add' 'add_ln265_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln265_6 = zext i8 %add_ln265_6" [receiver.cpp:265]   --->   Operation 106 'zext' 'zext_ln265_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_6" [receiver.cpp:269]   --->   Operation 107 'getelementptr' 'matched_I_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:269]   --->   Operation 108 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_6" [receiver.cpp:269]   --->   Operation 109 'getelementptr' 'matched_Q_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:269]   --->   Operation 110 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 111 [1/3] (5.74ns)   --->   "%mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1" [receiver.cpp:269]   --->   Operation 111 'mul' 'mul_ln269' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269)   --->   "%mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3" [receiver.cpp:269]   --->   Operation 112 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [2/3] (1.05ns) (grouped into DSP with root node add_ln270)   --->   "%mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1" [receiver.cpp:270]   --->   Operation 113 'mul' 'mul_ln270' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/3] (5.74ns)   --->   "%mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3" [receiver.cpp:270]   --->   Operation 114 'mul' 'mul_ln270_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4" [receiver.cpp:269]   --->   Operation 115 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_1)   --->   "%mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5" [receiver.cpp:269]   --->   Operation 116 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_1)   --->   "%mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4" [receiver.cpp:270]   --->   Operation 117 'mul' 'mul_ln270_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/3] (5.74ns)   --->   "%mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5" [receiver.cpp:270]   --->   Operation 118 'mul' 'mul_ln270_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [2/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6" [receiver.cpp:269]   --->   Operation 119 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_2)   --->   "%mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7" [receiver.cpp:269]   --->   Operation 120 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_2)   --->   "%mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6" [receiver.cpp:270]   --->   Operation 121 'mul' 'mul_ln270_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [2/3] (5.74ns)   --->   "%mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7" [receiver.cpp:270]   --->   Operation 122 'mul' 'mul_ln270_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [2/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8" [receiver.cpp:269]   --->   Operation 123 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_3)   --->   "%mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9" [receiver.cpp:269]   --->   Operation 124 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_3)   --->   "%mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8" [receiver.cpp:270]   --->   Operation 125 'mul' 'mul_ln270_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [2/3] (5.74ns)   --->   "%mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9" [receiver.cpp:270]   --->   Operation 126 'mul' 'mul_ln270_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln269_10 = sext i18 %matched_I_12_load_4" [receiver.cpp:269]   --->   Operation 127 'sext' 'sext_ln269_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln269_11 = sext i18 %matched_Q_12_load_4" [receiver.cpp:269]   --->   Operation 128 'sext' 'sext_ln269_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [3/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10" [receiver.cpp:269]   --->   Operation 129 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [3/3] (5.74ns)   --->   "%mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11" [receiver.cpp:270]   --->   Operation 130 'mul' 'mul_ln270_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln269_12 = sext i18 %matched_I_12_load_5" [receiver.cpp:269]   --->   Operation 131 'sext' 'sext_ln269_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln269_13 = sext i18 %matched_Q_12_load_5" [receiver.cpp:269]   --->   Operation 132 'sext' 'sext_ln269_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [3/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12" [receiver.cpp:269]   --->   Operation 133 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [3/3] (5.74ns)   --->   "%mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13" [receiver.cpp:270]   --->   Operation 134 'mul' 'mul_ln270_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:269]   --->   Operation 135 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 136 [1/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:269]   --->   Operation 136 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:269]   --->   Operation 137 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 138 [1/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:269]   --->   Operation 138 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 139 [1/1] (1.91ns)   --->   "%add_ln265_7 = add i8 %lshr_ln, i8 16" [receiver.cpp:265]   --->   Operation 139 'add' 'add_ln265_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln265_7 = zext i8 %add_ln265_7" [receiver.cpp:265]   --->   Operation 140 'zext' 'zext_ln265_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%matched_I_12_addr_8 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_7" [receiver.cpp:269]   --->   Operation 141 'getelementptr' 'matched_I_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8" [receiver.cpp:269]   --->   Operation 142 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_8 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_7" [receiver.cpp:269]   --->   Operation 143 'getelementptr' 'matched_Q_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8" [receiver.cpp:269]   --->   Operation 144 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln265_8 = add i8 %lshr_ln, i8 18" [receiver.cpp:265]   --->   Operation 145 'add' 'add_ln265_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln265_8 = zext i8 %add_ln265_8" [receiver.cpp:265]   --->   Operation 146 'zext' 'zext_ln265_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%matched_I_12_addr_9 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_8" [receiver.cpp:269]   --->   Operation 147 'getelementptr' 'matched_I_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9" [receiver.cpp:269]   --->   Operation 148 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_9 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_8" [receiver.cpp:269]   --->   Operation 149 'getelementptr' 'matched_Q_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9" [receiver.cpp:269]   --->   Operation 150 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269)   --->   "%mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3" [receiver.cpp:269]   --->   Operation 151 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269 = sub i40 %mul_ln269, i40 %mul_ln269_1" [receiver.cpp:269]   --->   Operation 152 'sub' 'sub_ln269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln270)   --->   "%mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1" [receiver.cpp:270]   --->   Operation 153 'mul' 'mul_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270 = add i40 %mul_ln270_1, i40 %mul_ln270" [receiver.cpp:270]   --->   Operation 154 'add' 'add_ln270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_1)   --->   "%mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5" [receiver.cpp:269]   --->   Operation 155 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_1 = sub i40 %mul_ln269_2, i40 %mul_ln269_3" [receiver.cpp:269]   --->   Operation 156 'sub' 'sub_ln269_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_1)   --->   "%mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4" [receiver.cpp:270]   --->   Operation 157 'mul' 'mul_ln270_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_1 = add i40 %mul_ln270_3, i40 %mul_ln270_2" [receiver.cpp:270]   --->   Operation 158 'add' 'add_ln270_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6" [receiver.cpp:269]   --->   Operation 159 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_2)   --->   "%mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7" [receiver.cpp:269]   --->   Operation 160 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_2)   --->   "%mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6" [receiver.cpp:270]   --->   Operation 161 'mul' 'mul_ln270_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/3] (5.74ns)   --->   "%mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7" [receiver.cpp:270]   --->   Operation 162 'mul' 'mul_ln270_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8" [receiver.cpp:269]   --->   Operation 163 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_3)   --->   "%mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9" [receiver.cpp:269]   --->   Operation 164 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_3)   --->   "%mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8" [receiver.cpp:270]   --->   Operation 165 'mul' 'mul_ln270_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/3] (5.74ns)   --->   "%mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9" [receiver.cpp:270]   --->   Operation 166 'mul' 'mul_ln270_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [2/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10" [receiver.cpp:269]   --->   Operation 167 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_4)   --->   "%mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11" [receiver.cpp:269]   --->   Operation 168 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_4)   --->   "%mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10" [receiver.cpp:270]   --->   Operation 169 'mul' 'mul_ln270_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [2/3] (5.74ns)   --->   "%mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11" [receiver.cpp:270]   --->   Operation 170 'mul' 'mul_ln270_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [2/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12" [receiver.cpp:269]   --->   Operation 171 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_5)   --->   "%mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13" [receiver.cpp:269]   --->   Operation 172 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_5)   --->   "%mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12" [receiver.cpp:270]   --->   Operation 173 'mul' 'mul_ln270_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [2/3] (5.74ns)   --->   "%mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13" [receiver.cpp:270]   --->   Operation 174 'mul' 'mul_ln270_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln269_14 = sext i18 %matched_I_12_load_6" [receiver.cpp:269]   --->   Operation 175 'sext' 'sext_ln269_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln269_15 = sext i18 %matched_Q_12_load_6" [receiver.cpp:269]   --->   Operation 176 'sext' 'sext_ln269_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [3/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14" [receiver.cpp:269]   --->   Operation 177 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [3/3] (5.74ns)   --->   "%mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15" [receiver.cpp:270]   --->   Operation 178 'mul' 'mul_ln270_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln269_16 = sext i18 %matched_I_12_load_7" [receiver.cpp:269]   --->   Operation 179 'sext' 'sext_ln269_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln269_17 = sext i18 %matched_Q_12_load_7" [receiver.cpp:269]   --->   Operation 180 'sext' 'sext_ln269_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [3/3] (5.74ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16" [receiver.cpp:269]   --->   Operation 181 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [3/3] (5.74ns)   --->   "%mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17" [receiver.cpp:270]   --->   Operation 182 'mul' 'mul_ln270_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8" [receiver.cpp:269]   --->   Operation 183 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 184 [1/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8" [receiver.cpp:269]   --->   Operation 184 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 185 [1/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9" [receiver.cpp:269]   --->   Operation 185 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9" [receiver.cpp:269]   --->   Operation 186 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 187 [1/1] (1.91ns)   --->   "%add_ln265_9 = add i8 %lshr_ln, i8 20" [receiver.cpp:265]   --->   Operation 187 'add' 'add_ln265_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln265_9 = zext i8 %add_ln265_9" [receiver.cpp:265]   --->   Operation 188 'zext' 'zext_ln265_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%matched_I_12_addr_10 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_9" [receiver.cpp:269]   --->   Operation 189 'getelementptr' 'matched_I_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10" [receiver.cpp:269]   --->   Operation 190 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_10 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_9" [receiver.cpp:269]   --->   Operation 191 'getelementptr' 'matched_Q_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10" [receiver.cpp:269]   --->   Operation 192 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 193 [1/1] (1.91ns)   --->   "%add_ln265_10 = add i8 %lshr_ln, i8 22" [receiver.cpp:265]   --->   Operation 193 'add' 'add_ln265_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln265_10 = zext i8 %add_ln265_10" [receiver.cpp:265]   --->   Operation 194 'zext' 'zext_ln265_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%matched_I_12_addr_11 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_10" [receiver.cpp:269]   --->   Operation 195 'getelementptr' 'matched_I_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11" [receiver.cpp:269]   --->   Operation 196 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_11 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_10" [receiver.cpp:269]   --->   Operation 197 'getelementptr' 'matched_Q_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [2/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11" [receiver.cpp:269]   --->   Operation 198 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [receiver.cpp:265]   --->   Operation 199 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j_1" [receiver.cpp:265]   --->   Operation 200 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269 = sub i40 %mul_ln269, i40 %mul_ln269_1" [receiver.cpp:269]   --->   Operation 201 'sub' 'sub_ln269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 202 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %j_cast" [receiver.cpp:269]   --->   Operation 203 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln, i8 %real_output_addr" [receiver.cpp:269]   --->   Operation 204 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 205 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270 = add i40 %mul_ln270_1, i40 %mul_ln270" [receiver.cpp:270]   --->   Operation 205 'add' 'add_ln270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 206 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %j_cast" [receiver.cpp:270]   --->   Operation 207 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln1, i8 %imag_output_addr" [receiver.cpp:270]   --->   Operation 208 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln265 = or i8 %j_1, i8 1" [receiver.cpp:265]   --->   Operation 209 'or' 'or_ln265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i8 %or_ln265" [receiver.cpp:269]   --->   Operation 210 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_1 = sub i40 %mul_ln269_2, i40 %mul_ln269_3" [receiver.cpp:269]   --->   Operation 211 'sub' 'sub_ln269_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln269_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_1, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 212 'partselect' 'trunc_ln269_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%real_output_addr_1 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269" [receiver.cpp:269]   --->   Operation 213 'getelementptr' 'real_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_1, i8 %real_output_addr_1" [receiver.cpp:269]   --->   Operation 214 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_1 = add i40 %mul_ln270_3, i40 %mul_ln270_2" [receiver.cpp:270]   --->   Operation 215 'add' 'add_ln270_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_1, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 216 'partselect' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%imag_output_addr_1 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269" [receiver.cpp:270]   --->   Operation 217 'getelementptr' 'imag_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_1, i8 %imag_output_addr_1" [receiver.cpp:270]   --->   Operation 218 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_2)   --->   "%mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7" [receiver.cpp:269]   --->   Operation 219 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_2 = sub i40 %mul_ln269_4, i40 %mul_ln269_5" [receiver.cpp:269]   --->   Operation 220 'sub' 'sub_ln269_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_2)   --->   "%mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6" [receiver.cpp:270]   --->   Operation 221 'mul' 'mul_ln270_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_2 = add i40 %mul_ln270_5, i40 %mul_ln270_4" [receiver.cpp:270]   --->   Operation 222 'add' 'add_ln270_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_3)   --->   "%mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9" [receiver.cpp:269]   --->   Operation 223 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_3 = sub i40 %mul_ln269_6, i40 %mul_ln269_7" [receiver.cpp:269]   --->   Operation 224 'sub' 'sub_ln269_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_3)   --->   "%mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8" [receiver.cpp:270]   --->   Operation 225 'mul' 'mul_ln270_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_3 = add i40 %mul_ln270_7, i40 %mul_ln270_6" [receiver.cpp:270]   --->   Operation 226 'add' 'add_ln270_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10" [receiver.cpp:269]   --->   Operation 227 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_4)   --->   "%mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11" [receiver.cpp:269]   --->   Operation 228 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_4)   --->   "%mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10" [receiver.cpp:270]   --->   Operation 229 'mul' 'mul_ln270_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/3] (5.74ns)   --->   "%mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11" [receiver.cpp:270]   --->   Operation 230 'mul' 'mul_ln270_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12" [receiver.cpp:269]   --->   Operation 231 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_5)   --->   "%mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13" [receiver.cpp:269]   --->   Operation 232 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_5)   --->   "%mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12" [receiver.cpp:270]   --->   Operation 233 'mul' 'mul_ln270_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/3] (5.74ns)   --->   "%mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13" [receiver.cpp:270]   --->   Operation 234 'mul' 'mul_ln270_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [2/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14" [receiver.cpp:269]   --->   Operation 235 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_6)   --->   "%mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15" [receiver.cpp:269]   --->   Operation 236 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_6)   --->   "%mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14" [receiver.cpp:270]   --->   Operation 237 'mul' 'mul_ln270_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [2/3] (5.74ns)   --->   "%mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15" [receiver.cpp:270]   --->   Operation 238 'mul' 'mul_ln270_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/3] (5.74ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16" [receiver.cpp:269]   --->   Operation 239 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_7)   --->   "%mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17" [receiver.cpp:269]   --->   Operation 240 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_7)   --->   "%mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16" [receiver.cpp:270]   --->   Operation 241 'mul' 'mul_ln270_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [2/3] (5.74ns)   --->   "%mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17" [receiver.cpp:270]   --->   Operation 242 'mul' 'mul_ln270_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln269_18 = sext i18 %matched_I_12_load_8" [receiver.cpp:269]   --->   Operation 243 'sext' 'sext_ln269_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln269_19 = sext i18 %matched_Q_12_load_8" [receiver.cpp:269]   --->   Operation 244 'sext' 'sext_ln269_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [3/3] (5.74ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18" [receiver.cpp:269]   --->   Operation 245 'mul' 'mul_ln269_16' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [3/3] (5.74ns)   --->   "%mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19" [receiver.cpp:270]   --->   Operation 246 'mul' 'mul_ln270_17' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln269_20 = sext i18 %matched_I_12_load_9" [receiver.cpp:269]   --->   Operation 247 'sext' 'sext_ln269_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln269_21 = sext i18 %matched_Q_12_load_9" [receiver.cpp:269]   --->   Operation 248 'sext' 'sext_ln269_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [3/3] (5.74ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20" [receiver.cpp:269]   --->   Operation 249 'mul' 'mul_ln269_18' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [3/3] (5.74ns)   --->   "%mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21" [receiver.cpp:270]   --->   Operation 250 'mul' 'mul_ln270_19' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10" [receiver.cpp:269]   --->   Operation 251 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 252 [1/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10" [receiver.cpp:269]   --->   Operation 252 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 253 [1/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11" [receiver.cpp:269]   --->   Operation 253 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11" [receiver.cpp:269]   --->   Operation 254 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln265_11 = or i8 %j_1, i8 12" [receiver.cpp:265]   --->   Operation 255 'or' 'or_ln265_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (1.91ns)   --->   "%icmp_ln265 = icmp_ult  i8 %or_ln265_11, i8 236" [receiver.cpp:265]   --->   Operation 256 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.inc822.preheader.exitStub, void %for.body775.12" [receiver.cpp:265]   --->   Operation 257 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (1.91ns)   --->   "%add_ln265_11 = add i8 %lshr_ln, i8 24" [receiver.cpp:265]   --->   Operation 258 'add' 'add_ln265_11' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln265_11 = zext i8 %add_ln265_11" [receiver.cpp:265]   --->   Operation 259 'zext' 'zext_ln265_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%matched_I_12_addr_12 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_11" [receiver.cpp:269]   --->   Operation 260 'getelementptr' 'matched_I_12_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 261 [2/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12" [receiver.cpp:269]   --->   Operation 261 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_12 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_11" [receiver.cpp:269]   --->   Operation 262 'getelementptr' 'matched_Q_12_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12" [receiver.cpp:269]   --->   Operation 263 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 264 [1/1] (1.91ns)   --->   "%add_ln265_12 = add i8 %lshr_ln, i8 26" [receiver.cpp:265]   --->   Operation 264 'add' 'add_ln265_12' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln265_13 = zext i8 %add_ln265_12" [receiver.cpp:265]   --->   Operation 265 'zext' 'zext_ln265_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%matched_I_12_addr_13 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_13" [receiver.cpp:269]   --->   Operation 266 'getelementptr' 'matched_I_12_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 267 [2/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13" [receiver.cpp:269]   --->   Operation 267 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_13 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_13" [receiver.cpp:269]   --->   Operation 268 'getelementptr' 'matched_Q_12_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 269 [2/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13" [receiver.cpp:269]   --->   Operation 269 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln265_1 = or i8 %j_1, i8 2" [receiver.cpp:265]   --->   Operation 270 'or' 'or_ln265_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln269_1 = zext i8 %or_ln265_1" [receiver.cpp:269]   --->   Operation 271 'zext' 'zext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_2 = sub i40 %mul_ln269_4, i40 %mul_ln269_5" [receiver.cpp:269]   --->   Operation 272 'sub' 'sub_ln269_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln269_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_2, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 273 'partselect' 'trunc_ln269_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%real_output_addr_2 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_1" [receiver.cpp:269]   --->   Operation 274 'getelementptr' 'real_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_2, i8 %real_output_addr_2" [receiver.cpp:269]   --->   Operation 275 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 276 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_2 = add i40 %mul_ln270_5, i40 %mul_ln270_4" [receiver.cpp:270]   --->   Operation 276 'add' 'add_ln270_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln270_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_2, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 277 'partselect' 'trunc_ln270_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%imag_output_addr_2 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_1" [receiver.cpp:270]   --->   Operation 278 'getelementptr' 'imag_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_2, i8 %imag_output_addr_2" [receiver.cpp:270]   --->   Operation 279 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln265_2 = or i8 %j_1, i8 3" [receiver.cpp:265]   --->   Operation 280 'or' 'or_ln265_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln269_2 = zext i8 %or_ln265_2" [receiver.cpp:269]   --->   Operation 281 'zext' 'zext_ln269_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_3 = sub i40 %mul_ln269_6, i40 %mul_ln269_7" [receiver.cpp:269]   --->   Operation 282 'sub' 'sub_ln269_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln269_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_3, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 283 'partselect' 'trunc_ln269_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%real_output_addr_3 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_2" [receiver.cpp:269]   --->   Operation 284 'getelementptr' 'real_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_3, i8 %real_output_addr_3" [receiver.cpp:269]   --->   Operation 285 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_3 = add i40 %mul_ln270_7, i40 %mul_ln270_6" [receiver.cpp:270]   --->   Operation 286 'add' 'add_ln270_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln270_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_3, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 287 'partselect' 'trunc_ln270_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%imag_output_addr_3 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_2" [receiver.cpp:270]   --->   Operation 288 'getelementptr' 'imag_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_3, i8 %imag_output_addr_3" [receiver.cpp:270]   --->   Operation 289 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_4)   --->   "%mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11" [receiver.cpp:269]   --->   Operation 290 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_4 = sub i40 %mul_ln269_8, i40 %mul_ln269_9" [receiver.cpp:269]   --->   Operation 291 'sub' 'sub_ln269_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_4)   --->   "%mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10" [receiver.cpp:270]   --->   Operation 292 'mul' 'mul_ln270_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 293 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_4 = add i40 %mul_ln270_9, i40 %mul_ln270_8" [receiver.cpp:270]   --->   Operation 293 'add' 'add_ln270_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 294 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_5)   --->   "%mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13" [receiver.cpp:269]   --->   Operation 294 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_5 = sub i40 %mul_ln269_10, i40 %mul_ln269_11" [receiver.cpp:269]   --->   Operation 295 'sub' 'sub_ln269_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_5)   --->   "%mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12" [receiver.cpp:270]   --->   Operation 296 'mul' 'mul_ln270_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_5 = add i40 %mul_ln270_11, i40 %mul_ln270_10" [receiver.cpp:270]   --->   Operation 297 'add' 'add_ln270_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 298 [1/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14" [receiver.cpp:269]   --->   Operation 298 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_6)   --->   "%mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15" [receiver.cpp:269]   --->   Operation 299 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 300 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_6)   --->   "%mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14" [receiver.cpp:270]   --->   Operation 300 'mul' 'mul_ln270_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 301 [1/3] (5.74ns)   --->   "%mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15" [receiver.cpp:270]   --->   Operation 301 'mul' 'mul_ln270_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/3] (5.74ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16" [receiver.cpp:269]   --->   Operation 302 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_7)   --->   "%mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17" [receiver.cpp:269]   --->   Operation 303 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 304 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_7)   --->   "%mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16" [receiver.cpp:270]   --->   Operation 304 'mul' 'mul_ln270_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 305 [1/3] (5.74ns)   --->   "%mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17" [receiver.cpp:270]   --->   Operation 305 'mul' 'mul_ln270_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [2/3] (5.74ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18" [receiver.cpp:269]   --->   Operation 306 'mul' 'mul_ln269_16' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_8)   --->   "%mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19" [receiver.cpp:269]   --->   Operation 307 'mul' 'mul_ln269_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_8)   --->   "%mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18" [receiver.cpp:270]   --->   Operation 308 'mul' 'mul_ln270_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [2/3] (5.74ns)   --->   "%mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19" [receiver.cpp:270]   --->   Operation 309 'mul' 'mul_ln270_17' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [2/3] (5.74ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20" [receiver.cpp:269]   --->   Operation 310 'mul' 'mul_ln269_18' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_9)   --->   "%mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21" [receiver.cpp:269]   --->   Operation 311 'mul' 'mul_ln269_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_9)   --->   "%mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20" [receiver.cpp:270]   --->   Operation 312 'mul' 'mul_ln270_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 313 [2/3] (5.74ns)   --->   "%mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21" [receiver.cpp:270]   --->   Operation 313 'mul' 'mul_ln270_19' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln269_22 = sext i18 %matched_I_12_load_10" [receiver.cpp:269]   --->   Operation 314 'sext' 'sext_ln269_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln269_23 = sext i18 %matched_Q_12_load_10" [receiver.cpp:269]   --->   Operation 315 'sext' 'sext_ln269_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [3/3] (5.74ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22" [receiver.cpp:269]   --->   Operation 316 'mul' 'mul_ln269_20' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [3/3] (5.74ns)   --->   "%mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23" [receiver.cpp:270]   --->   Operation 317 'mul' 'mul_ln270_21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln269_24 = sext i18 %matched_I_12_load_11" [receiver.cpp:269]   --->   Operation 318 'sext' 'sext_ln269_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln269_25 = sext i18 %matched_Q_12_load_11" [receiver.cpp:269]   --->   Operation 319 'sext' 'sext_ln269_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [3/3] (5.74ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24" [receiver.cpp:269]   --->   Operation 320 'mul' 'mul_ln269_22' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [3/3] (5.74ns)   --->   "%mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25" [receiver.cpp:270]   --->   Operation 321 'mul' 'mul_ln270_23' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [1/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12" [receiver.cpp:269]   --->   Operation 322 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 323 [1/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12" [receiver.cpp:269]   --->   Operation 323 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 324 [1/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13" [receiver.cpp:269]   --->   Operation 324 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 325 [1/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13" [receiver.cpp:269]   --->   Operation 325 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 326 [1/1] (1.91ns)   --->   "%add_ln265_13 = add i8 %lshr_ln, i8 28" [receiver.cpp:265]   --->   Operation 326 'add' 'add_ln265_13' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln265_14 = zext i8 %add_ln265_13" [receiver.cpp:265]   --->   Operation 327 'zext' 'zext_ln265_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%matched_I_12_addr_14 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_14" [receiver.cpp:269]   --->   Operation 328 'getelementptr' 'matched_I_12_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 329 [2/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14" [receiver.cpp:269]   --->   Operation 329 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_14 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_14" [receiver.cpp:269]   --->   Operation 330 'getelementptr' 'matched_Q_12_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 331 [2/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14" [receiver.cpp:269]   --->   Operation 331 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 332 [1/1] (1.91ns)   --->   "%add_ln265_14 = add i8 %lshr_ln, i8 30" [receiver.cpp:265]   --->   Operation 332 'add' 'add_ln265_14' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln265_15 = zext i8 %add_ln265_14" [receiver.cpp:265]   --->   Operation 333 'zext' 'zext_ln265_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%matched_I_12_addr_15 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_15" [receiver.cpp:269]   --->   Operation 334 'getelementptr' 'matched_I_12_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 335 [2/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15" [receiver.cpp:269]   --->   Operation 335 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_15 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_15" [receiver.cpp:269]   --->   Operation 336 'getelementptr' 'matched_Q_12_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 337 [2/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15" [receiver.cpp:269]   --->   Operation 337 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 338 [1/1] (1.67ns)   --->   "%add_ln271 = add i13 %i_4, i13 512" [receiver.cpp:271]   --->   Operation 338 'add' 'add_ln271' <Predicate = (icmp_ln265)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln265 = store i13 %add_ln271, i13 %i" [receiver.cpp:265]   --->   Operation 339 'store' 'store_ln265' <Predicate = (icmp_ln265)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln265_3 = or i8 %j_1, i8 4" [receiver.cpp:265]   --->   Operation 340 'or' 'or_ln265_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln269_3 = zext i8 %or_ln265_3" [receiver.cpp:269]   --->   Operation 341 'zext' 'zext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_4 = sub i40 %mul_ln269_8, i40 %mul_ln269_9" [receiver.cpp:269]   --->   Operation 342 'sub' 'sub_ln269_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln269_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_4, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 343 'partselect' 'trunc_ln269_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%real_output_addr_4 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_3" [receiver.cpp:269]   --->   Operation 344 'getelementptr' 'real_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_4, i8 %real_output_addr_4" [receiver.cpp:269]   --->   Operation 345 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 346 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_4 = add i40 %mul_ln270_9, i40 %mul_ln270_8" [receiver.cpp:270]   --->   Operation 346 'add' 'add_ln270_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln270_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_4, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 347 'partselect' 'trunc_ln270_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%imag_output_addr_4 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_3" [receiver.cpp:270]   --->   Operation 348 'getelementptr' 'imag_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_4, i8 %imag_output_addr_4" [receiver.cpp:270]   --->   Operation 349 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln265_4 = or i8 %j_1, i8 5" [receiver.cpp:265]   --->   Operation 350 'or' 'or_ln265_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln269_4 = zext i8 %or_ln265_4" [receiver.cpp:269]   --->   Operation 351 'zext' 'zext_ln269_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_5 = sub i40 %mul_ln269_10, i40 %mul_ln269_11" [receiver.cpp:269]   --->   Operation 352 'sub' 'sub_ln269_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln269_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_5, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 353 'partselect' 'trunc_ln269_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%real_output_addr_5 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_4" [receiver.cpp:269]   --->   Operation 354 'getelementptr' 'real_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_5, i8 %real_output_addr_5" [receiver.cpp:269]   --->   Operation 355 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 356 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_5 = add i40 %mul_ln270_11, i40 %mul_ln270_10" [receiver.cpp:270]   --->   Operation 356 'add' 'add_ln270_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln270_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_5, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 357 'partselect' 'trunc_ln270_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%imag_output_addr_5 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_4" [receiver.cpp:270]   --->   Operation 358 'getelementptr' 'imag_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_5, i8 %imag_output_addr_5" [receiver.cpp:270]   --->   Operation 359 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_6)   --->   "%mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15" [receiver.cpp:269]   --->   Operation 360 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_6 = sub i40 %mul_ln269_12, i40 %mul_ln269_13" [receiver.cpp:269]   --->   Operation 361 'sub' 'sub_ln269_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_6)   --->   "%mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14" [receiver.cpp:270]   --->   Operation 362 'mul' 'mul_ln270_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 363 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_6 = add i40 %mul_ln270_13, i40 %mul_ln270_12" [receiver.cpp:270]   --->   Operation 363 'add' 'add_ln270_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_7)   --->   "%mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17" [receiver.cpp:269]   --->   Operation 364 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 365 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_7 = sub i40 %mul_ln269_14, i40 %mul_ln269_15" [receiver.cpp:269]   --->   Operation 365 'sub' 'sub_ln269_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_7)   --->   "%mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16" [receiver.cpp:270]   --->   Operation 366 'mul' 'mul_ln270_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 367 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_7 = add i40 %mul_ln270_15, i40 %mul_ln270_14" [receiver.cpp:270]   --->   Operation 367 'add' 'add_ln270_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 368 [1/3] (5.74ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18" [receiver.cpp:269]   --->   Operation 368 'mul' 'mul_ln269_16' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 369 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_8)   --->   "%mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19" [receiver.cpp:269]   --->   Operation 369 'mul' 'mul_ln269_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 370 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_8)   --->   "%mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18" [receiver.cpp:270]   --->   Operation 370 'mul' 'mul_ln270_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 371 [1/3] (5.74ns)   --->   "%mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19" [receiver.cpp:270]   --->   Operation 371 'mul' 'mul_ln270_17' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/3] (5.74ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20" [receiver.cpp:269]   --->   Operation 372 'mul' 'mul_ln269_18' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_9)   --->   "%mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21" [receiver.cpp:269]   --->   Operation 373 'mul' 'mul_ln269_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_9)   --->   "%mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20" [receiver.cpp:270]   --->   Operation 374 'mul' 'mul_ln270_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 375 [1/3] (5.74ns)   --->   "%mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21" [receiver.cpp:270]   --->   Operation 375 'mul' 'mul_ln270_19' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [2/3] (5.74ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22" [receiver.cpp:269]   --->   Operation 376 'mul' 'mul_ln269_20' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_10)   --->   "%mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23" [receiver.cpp:269]   --->   Operation 377 'mul' 'mul_ln269_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 378 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_10)   --->   "%mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22" [receiver.cpp:270]   --->   Operation 378 'mul' 'mul_ln270_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 379 [2/3] (5.74ns)   --->   "%mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23" [receiver.cpp:270]   --->   Operation 379 'mul' 'mul_ln270_21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [2/3] (5.74ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24" [receiver.cpp:269]   --->   Operation 380 'mul' 'mul_ln269_22' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_11)   --->   "%mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25" [receiver.cpp:269]   --->   Operation 381 'mul' 'mul_ln269_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 382 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_11)   --->   "%mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24" [receiver.cpp:270]   --->   Operation 382 'mul' 'mul_ln270_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 383 [2/3] (5.74ns)   --->   "%mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25" [receiver.cpp:270]   --->   Operation 383 'mul' 'mul_ln270_23' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln269_26 = sext i18 %matched_I_12_load_12" [receiver.cpp:269]   --->   Operation 384 'sext' 'sext_ln269_26' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln269_27 = sext i18 %matched_Q_12_load_12" [receiver.cpp:269]   --->   Operation 385 'sext' 'sext_ln269_27' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 386 [3/3] (5.74ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26" [receiver.cpp:269]   --->   Operation 386 'mul' 'mul_ln269_24' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [3/3] (5.74ns)   --->   "%mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27" [receiver.cpp:270]   --->   Operation 387 'mul' 'mul_ln270_25' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln269_28 = sext i18 %matched_I_12_load_13" [receiver.cpp:269]   --->   Operation 388 'sext' 'sext_ln269_28' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln269_29 = sext i18 %matched_Q_12_load_13" [receiver.cpp:269]   --->   Operation 389 'sext' 'sext_ln269_29' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 390 [3/3] (5.74ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28" [receiver.cpp:269]   --->   Operation 390 'mul' 'mul_ln269_26' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [3/3] (5.74ns)   --->   "%mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29" [receiver.cpp:270]   --->   Operation 391 'mul' 'mul_ln270_27' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14" [receiver.cpp:269]   --->   Operation 392 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_9 : Operation 393 [1/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14" [receiver.cpp:269]   --->   Operation 393 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_9 : Operation 394 [1/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15" [receiver.cpp:269]   --->   Operation 394 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_9 : Operation 395 [1/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15" [receiver.cpp:269]   --->   Operation 395 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln265_5 = or i8 %j_1, i8 6" [receiver.cpp:265]   --->   Operation 396 'or' 'or_ln265_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln269_5 = zext i8 %or_ln265_5" [receiver.cpp:269]   --->   Operation 397 'zext' 'zext_ln269_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_6 = sub i40 %mul_ln269_12, i40 %mul_ln269_13" [receiver.cpp:269]   --->   Operation 398 'sub' 'sub_ln269_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln269_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_6, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 399 'partselect' 'trunc_ln269_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%real_output_addr_6 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_5" [receiver.cpp:269]   --->   Operation 400 'getelementptr' 'real_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_6, i8 %real_output_addr_6" [receiver.cpp:269]   --->   Operation 401 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 402 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_6 = add i40 %mul_ln270_13, i40 %mul_ln270_12" [receiver.cpp:270]   --->   Operation 402 'add' 'add_ln270_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln270_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_6, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 403 'partselect' 'trunc_ln270_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%imag_output_addr_6 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_5" [receiver.cpp:270]   --->   Operation 404 'getelementptr' 'imag_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_6, i8 %imag_output_addr_6" [receiver.cpp:270]   --->   Operation 405 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln265_6 = or i8 %j_1, i8 7" [receiver.cpp:265]   --->   Operation 406 'or' 'or_ln265_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln269_6 = zext i8 %or_ln265_6" [receiver.cpp:269]   --->   Operation 407 'zext' 'zext_ln269_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_7 = sub i40 %mul_ln269_14, i40 %mul_ln269_15" [receiver.cpp:269]   --->   Operation 408 'sub' 'sub_ln269_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln269_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_7, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 409 'partselect' 'trunc_ln269_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%real_output_addr_7 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_6" [receiver.cpp:269]   --->   Operation 410 'getelementptr' 'real_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_7, i8 %real_output_addr_7" [receiver.cpp:269]   --->   Operation 411 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_7 = add i40 %mul_ln270_15, i40 %mul_ln270_14" [receiver.cpp:270]   --->   Operation 412 'add' 'add_ln270_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln270_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_7, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 413 'partselect' 'trunc_ln270_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%imag_output_addr_7 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_6" [receiver.cpp:270]   --->   Operation 414 'getelementptr' 'imag_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_7, i8 %imag_output_addr_7" [receiver.cpp:270]   --->   Operation 415 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_8)   --->   "%mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19" [receiver.cpp:269]   --->   Operation 416 'mul' 'mul_ln269_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 417 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_8 = sub i40 %mul_ln269_16, i40 %mul_ln269_17" [receiver.cpp:269]   --->   Operation 417 'sub' 'sub_ln269_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_8)   --->   "%mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18" [receiver.cpp:270]   --->   Operation 418 'mul' 'mul_ln270_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_8 = add i40 %mul_ln270_17, i40 %mul_ln270_16" [receiver.cpp:270]   --->   Operation 419 'add' 'add_ln270_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_9)   --->   "%mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21" [receiver.cpp:269]   --->   Operation 420 'mul' 'mul_ln269_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 421 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_9 = sub i40 %mul_ln269_18, i40 %mul_ln269_19" [receiver.cpp:269]   --->   Operation 421 'sub' 'sub_ln269_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 422 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_9)   --->   "%mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20" [receiver.cpp:270]   --->   Operation 422 'mul' 'mul_ln270_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 423 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_9 = add i40 %mul_ln270_19, i40 %mul_ln270_18" [receiver.cpp:270]   --->   Operation 423 'add' 'add_ln270_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 424 [1/3] (5.74ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22" [receiver.cpp:269]   --->   Operation 424 'mul' 'mul_ln269_20' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_10)   --->   "%mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23" [receiver.cpp:269]   --->   Operation 425 'mul' 'mul_ln269_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 426 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_10)   --->   "%mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22" [receiver.cpp:270]   --->   Operation 426 'mul' 'mul_ln270_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 427 [1/3] (5.74ns)   --->   "%mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23" [receiver.cpp:270]   --->   Operation 427 'mul' 'mul_ln270_21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [1/3] (5.74ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24" [receiver.cpp:269]   --->   Operation 428 'mul' 'mul_ln269_22' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_11)   --->   "%mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25" [receiver.cpp:269]   --->   Operation 429 'mul' 'mul_ln269_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 430 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_11)   --->   "%mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24" [receiver.cpp:270]   --->   Operation 430 'mul' 'mul_ln270_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 431 [1/3] (5.74ns)   --->   "%mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25" [receiver.cpp:270]   --->   Operation 431 'mul' 'mul_ln270_23' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [2/3] (5.74ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26" [receiver.cpp:269]   --->   Operation 432 'mul' 'mul_ln269_24' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_12)   --->   "%mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27" [receiver.cpp:269]   --->   Operation 433 'mul' 'mul_ln269_25' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 434 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_12)   --->   "%mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26" [receiver.cpp:270]   --->   Operation 434 'mul' 'mul_ln270_24' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 435 [2/3] (5.74ns)   --->   "%mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27" [receiver.cpp:270]   --->   Operation 435 'mul' 'mul_ln270_25' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [2/3] (5.74ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28" [receiver.cpp:269]   --->   Operation 436 'mul' 'mul_ln269_26' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_13)   --->   "%mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29" [receiver.cpp:269]   --->   Operation 437 'mul' 'mul_ln269_27' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 438 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_13)   --->   "%mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28" [receiver.cpp:270]   --->   Operation 438 'mul' 'mul_ln270_26' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 439 [2/3] (5.74ns)   --->   "%mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29" [receiver.cpp:270]   --->   Operation 439 'mul' 'mul_ln270_27' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln269_30 = sext i18 %matched_I_12_load_14" [receiver.cpp:269]   --->   Operation 440 'sext' 'sext_ln269_30' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln269_31 = sext i18 %matched_Q_12_load_14" [receiver.cpp:269]   --->   Operation 441 'sext' 'sext_ln269_31' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 442 [3/3] (5.74ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30" [receiver.cpp:269]   --->   Operation 442 'mul' 'mul_ln269_28' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [3/3] (5.74ns)   --->   "%mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31" [receiver.cpp:270]   --->   Operation 443 'mul' 'mul_ln270_29' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln269_32 = sext i18 %matched_I_12_load_15" [receiver.cpp:269]   --->   Operation 444 'sext' 'sext_ln269_32' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln269_33 = sext i18 %matched_Q_12_load_15" [receiver.cpp:269]   --->   Operation 445 'sext' 'sext_ln269_33' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 446 [3/3] (5.74ns)   --->   "%mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32" [receiver.cpp:269]   --->   Operation 446 'mul' 'mul_ln269_30' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [3/3] (5.74ns)   --->   "%mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33" [receiver.cpp:270]   --->   Operation 447 'mul' 'mul_ln270_31' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln265_7 = or i8 %j_1, i8 8" [receiver.cpp:265]   --->   Operation 448 'or' 'or_ln265_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln269_7 = zext i8 %or_ln265_7" [receiver.cpp:269]   --->   Operation 449 'zext' 'zext_ln269_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 450 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_8 = sub i40 %mul_ln269_16, i40 %mul_ln269_17" [receiver.cpp:269]   --->   Operation 450 'sub' 'sub_ln269_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln269_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_8, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 451 'partselect' 'trunc_ln269_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%real_output_addr_8 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_7" [receiver.cpp:269]   --->   Operation 452 'getelementptr' 'real_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_8, i8 %real_output_addr_8" [receiver.cpp:269]   --->   Operation 453 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 454 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_8 = add i40 %mul_ln270_17, i40 %mul_ln270_16" [receiver.cpp:270]   --->   Operation 454 'add' 'add_ln270_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln270_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_8, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 455 'partselect' 'trunc_ln270_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%imag_output_addr_8 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_7" [receiver.cpp:270]   --->   Operation 456 'getelementptr' 'imag_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_8, i8 %imag_output_addr_8" [receiver.cpp:270]   --->   Operation 457 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln265_8 = or i8 %j_1, i8 9" [receiver.cpp:265]   --->   Operation 458 'or' 'or_ln265_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln269_8 = zext i8 %or_ln265_8" [receiver.cpp:269]   --->   Operation 459 'zext' 'zext_ln269_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_9 = sub i40 %mul_ln269_18, i40 %mul_ln269_19" [receiver.cpp:269]   --->   Operation 460 'sub' 'sub_ln269_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln269_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_9, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 461 'partselect' 'trunc_ln269_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%real_output_addr_9 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_8" [receiver.cpp:269]   --->   Operation 462 'getelementptr' 'real_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_9, i8 %real_output_addr_9" [receiver.cpp:269]   --->   Operation 463 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 464 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_9 = add i40 %mul_ln270_19, i40 %mul_ln270_18" [receiver.cpp:270]   --->   Operation 464 'add' 'add_ln270_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln270_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_9, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 465 'partselect' 'trunc_ln270_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%imag_output_addr_9 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_8" [receiver.cpp:270]   --->   Operation 466 'getelementptr' 'imag_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_9, i8 %imag_output_addr_9" [receiver.cpp:270]   --->   Operation 467 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 468 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_10)   --->   "%mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23" [receiver.cpp:269]   --->   Operation 468 'mul' 'mul_ln269_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 469 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_10 = sub i40 %mul_ln269_20, i40 %mul_ln269_21" [receiver.cpp:269]   --->   Operation 469 'sub' 'sub_ln269_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 470 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_10)   --->   "%mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22" [receiver.cpp:270]   --->   Operation 470 'mul' 'mul_ln270_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 471 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_10 = add i40 %mul_ln270_21, i40 %mul_ln270_20" [receiver.cpp:270]   --->   Operation 471 'add' 'add_ln270_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 472 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_11)   --->   "%mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25" [receiver.cpp:269]   --->   Operation 472 'mul' 'mul_ln269_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 473 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_11 = sub i40 %mul_ln269_22, i40 %mul_ln269_23" [receiver.cpp:269]   --->   Operation 473 'sub' 'sub_ln269_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_11)   --->   "%mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24" [receiver.cpp:270]   --->   Operation 474 'mul' 'mul_ln270_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 475 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_11 = add i40 %mul_ln270_23, i40 %mul_ln270_22" [receiver.cpp:270]   --->   Operation 475 'add' 'add_ln270_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 476 [1/3] (5.74ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26" [receiver.cpp:269]   --->   Operation 476 'mul' 'mul_ln269_24' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 477 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_12)   --->   "%mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27" [receiver.cpp:269]   --->   Operation 477 'mul' 'mul_ln269_25' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 478 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_12)   --->   "%mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26" [receiver.cpp:270]   --->   Operation 478 'mul' 'mul_ln270_24' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 479 [1/3] (5.74ns)   --->   "%mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27" [receiver.cpp:270]   --->   Operation 479 'mul' 'mul_ln270_25' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [1/3] (5.74ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28" [receiver.cpp:269]   --->   Operation 480 'mul' 'mul_ln269_26' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_13)   --->   "%mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29" [receiver.cpp:269]   --->   Operation 481 'mul' 'mul_ln269_27' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 482 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_13)   --->   "%mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28" [receiver.cpp:270]   --->   Operation 482 'mul' 'mul_ln270_26' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 483 [1/3] (5.74ns)   --->   "%mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29" [receiver.cpp:270]   --->   Operation 483 'mul' 'mul_ln270_27' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [2/3] (5.74ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30" [receiver.cpp:269]   --->   Operation 484 'mul' 'mul_ln269_28' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_14)   --->   "%mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31" [receiver.cpp:269]   --->   Operation 485 'mul' 'mul_ln269_29' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 486 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_14)   --->   "%mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30" [receiver.cpp:270]   --->   Operation 486 'mul' 'mul_ln270_28' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 487 [2/3] (5.74ns)   --->   "%mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31" [receiver.cpp:270]   --->   Operation 487 'mul' 'mul_ln270_29' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [2/3] (5.74ns)   --->   "%mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32" [receiver.cpp:269]   --->   Operation 488 'mul' 'mul_ln269_30' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_15)   --->   "%mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33" [receiver.cpp:269]   --->   Operation 489 'mul' 'mul_ln269_31' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 490 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_15)   --->   "%mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32" [receiver.cpp:270]   --->   Operation 490 'mul' 'mul_ln270_30' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 491 [2/3] (5.74ns)   --->   "%mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33" [receiver.cpp:270]   --->   Operation 491 'mul' 'mul_ln270_31' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 492 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [receiver.cpp:265]   --->   Operation 493 'specloopname' 'specloopname_ln265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln265_9 = or i8 %j_1, i8 10" [receiver.cpp:265]   --->   Operation 494 'or' 'or_ln265_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln269_9 = zext i8 %or_ln265_9" [receiver.cpp:269]   --->   Operation 495 'zext' 'zext_ln269_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 496 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_10 = sub i40 %mul_ln269_20, i40 %mul_ln269_21" [receiver.cpp:269]   --->   Operation 496 'sub' 'sub_ln269_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln269_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_10, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 497 'partselect' 'trunc_ln269_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%real_output_addr_10 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_9" [receiver.cpp:269]   --->   Operation 498 'getelementptr' 'real_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_s, i8 %real_output_addr_10" [receiver.cpp:269]   --->   Operation 499 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 500 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_10 = add i40 %mul_ln270_21, i40 %mul_ln270_20" [receiver.cpp:270]   --->   Operation 500 'add' 'add_ln270_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln270_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_10, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 501 'partselect' 'trunc_ln270_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%imag_output_addr_10 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_9" [receiver.cpp:270]   --->   Operation 502 'getelementptr' 'imag_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_s, i8 %imag_output_addr_10" [receiver.cpp:270]   --->   Operation 503 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln265_10 = or i8 %j_1, i8 11" [receiver.cpp:265]   --->   Operation 504 'or' 'or_ln265_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln269_10 = zext i8 %or_ln265_10" [receiver.cpp:269]   --->   Operation 505 'zext' 'zext_ln269_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_11 = sub i40 %mul_ln269_22, i40 %mul_ln269_23" [receiver.cpp:269]   --->   Operation 506 'sub' 'sub_ln269_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln269_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_11, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 507 'partselect' 'trunc_ln269_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%real_output_addr_11 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_10" [receiver.cpp:269]   --->   Operation 508 'getelementptr' 'real_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_10, i8 %real_output_addr_11" [receiver.cpp:269]   --->   Operation 509 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 510 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_11 = add i40 %mul_ln270_23, i40 %mul_ln270_22" [receiver.cpp:270]   --->   Operation 510 'add' 'add_ln270_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln270_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_11, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 511 'partselect' 'trunc_ln270_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%imag_output_addr_11 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_10" [receiver.cpp:270]   --->   Operation 512 'getelementptr' 'imag_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_10, i8 %imag_output_addr_11" [receiver.cpp:270]   --->   Operation 513 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 514 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_12)   --->   "%mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27" [receiver.cpp:269]   --->   Operation 515 'mul' 'mul_ln269_25' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 516 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_12 = sub i40 %mul_ln269_24, i40 %mul_ln269_25" [receiver.cpp:269]   --->   Operation 516 'sub' 'sub_ln269_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 517 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_12)   --->   "%mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26" [receiver.cpp:270]   --->   Operation 517 'mul' 'mul_ln270_24' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 518 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_12 = add i40 %mul_ln270_25, i40 %mul_ln270_24" [receiver.cpp:270]   --->   Operation 518 'add' 'add_ln270_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 519 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_13)   --->   "%mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29" [receiver.cpp:269]   --->   Operation 519 'mul' 'mul_ln269_27' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 520 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_13 = sub i40 %mul_ln269_26, i40 %mul_ln269_27" [receiver.cpp:269]   --->   Operation 520 'sub' 'sub_ln269_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 521 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_13)   --->   "%mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28" [receiver.cpp:270]   --->   Operation 521 'mul' 'mul_ln270_26' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 522 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_13 = add i40 %mul_ln270_27, i40 %mul_ln270_26" [receiver.cpp:270]   --->   Operation 522 'add' 'add_ln270_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 523 [1/3] (5.74ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30" [receiver.cpp:269]   --->   Operation 523 'mul' 'mul_ln269_28' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 524 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_14)   --->   "%mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31" [receiver.cpp:269]   --->   Operation 524 'mul' 'mul_ln269_29' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 525 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_14)   --->   "%mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30" [receiver.cpp:270]   --->   Operation 525 'mul' 'mul_ln270_28' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 526 [1/3] (5.74ns)   --->   "%mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31" [receiver.cpp:270]   --->   Operation 526 'mul' 'mul_ln270_29' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 527 [1/3] (5.74ns)   --->   "%mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32" [receiver.cpp:269]   --->   Operation 527 'mul' 'mul_ln269_30' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_15)   --->   "%mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33" [receiver.cpp:269]   --->   Operation 528 'mul' 'mul_ln269_31' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 529 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_15)   --->   "%mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32" [receiver.cpp:270]   --->   Operation 529 'mul' 'mul_ln270_30' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 530 [1/3] (5.74ns)   --->   "%mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33" [receiver.cpp:270]   --->   Operation 530 'mul' 'mul_ln270_31' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 581 'ret' 'ret_ln0' <Predicate = (!icmp_ln265)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.35>
ST_13 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln265_12 = zext i8 %or_ln265_11" [receiver.cpp:265]   --->   Operation 531 'zext' 'zext_ln265_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 532 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_12 = sub i40 %mul_ln269_24, i40 %mul_ln269_25" [receiver.cpp:269]   --->   Operation 532 'sub' 'sub_ln269_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln269_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_12, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 533 'partselect' 'trunc_ln269_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%real_output_addr_12 = getelementptr i32 %real_output, i64 0, i64 %zext_ln265_12" [receiver.cpp:269]   --->   Operation 534 'getelementptr' 'real_output_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_11, i8 %real_output_addr_12" [receiver.cpp:269]   --->   Operation 535 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 536 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_12 = add i40 %mul_ln270_25, i40 %mul_ln270_24" [receiver.cpp:270]   --->   Operation 536 'add' 'add_ln270_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln270_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_12, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 537 'partselect' 'trunc_ln270_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%imag_output_addr_12 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln265_12" [receiver.cpp:270]   --->   Operation 538 'getelementptr' 'imag_output_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_11, i8 %imag_output_addr_12" [receiver.cpp:270]   --->   Operation 539 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln265_12 = or i8 %j_1, i8 13" [receiver.cpp:265]   --->   Operation 540 'or' 'or_ln265_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln269_11 = zext i8 %or_ln265_12" [receiver.cpp:269]   --->   Operation 541 'zext' 'zext_ln269_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 542 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_13 = sub i40 %mul_ln269_26, i40 %mul_ln269_27" [receiver.cpp:269]   --->   Operation 542 'sub' 'sub_ln269_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln269_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_13, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 543 'partselect' 'trunc_ln269_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%real_output_addr_13 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_11" [receiver.cpp:269]   --->   Operation 544 'getelementptr' 'real_output_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_12, i8 %real_output_addr_13" [receiver.cpp:269]   --->   Operation 545 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 546 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_13 = add i40 %mul_ln270_27, i40 %mul_ln270_26" [receiver.cpp:270]   --->   Operation 546 'add' 'add_ln270_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln270_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_13, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 547 'partselect' 'trunc_ln270_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%imag_output_addr_13 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_11" [receiver.cpp:270]   --->   Operation 548 'getelementptr' 'imag_output_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_12, i8 %imag_output_addr_13" [receiver.cpp:270]   --->   Operation 549 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 550 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_14)   --->   "%mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31" [receiver.cpp:269]   --->   Operation 550 'mul' 'mul_ln269_29' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 551 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_14 = sub i40 %mul_ln269_28, i40 %mul_ln269_29" [receiver.cpp:269]   --->   Operation 551 'sub' 'sub_ln269_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 552 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_14)   --->   "%mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30" [receiver.cpp:270]   --->   Operation 552 'mul' 'mul_ln270_28' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 553 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_14 = add i40 %mul_ln270_29, i40 %mul_ln270_28" [receiver.cpp:270]   --->   Operation 553 'add' 'add_ln270_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_15)   --->   "%mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33" [receiver.cpp:269]   --->   Operation 554 'mul' 'mul_ln269_31' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 555 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_15 = sub i40 %mul_ln269_30, i40 %mul_ln269_31" [receiver.cpp:269]   --->   Operation 555 'sub' 'sub_ln269_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 556 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_15)   --->   "%mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32" [receiver.cpp:270]   --->   Operation 556 'mul' 'mul_ln270_30' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_15 = add i40 %mul_ln270_31, i40 %mul_ln270_30" [receiver.cpp:270]   --->   Operation 557 'add' 'add_ln270_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 5.35>
ST_14 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln265_13 = or i8 %j_1, i8 14" [receiver.cpp:265]   --->   Operation 558 'or' 'or_ln265_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln269_12 = zext i8 %or_ln265_13" [receiver.cpp:269]   --->   Operation 559 'zext' 'zext_ln269_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 560 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_14 = sub i40 %mul_ln269_28, i40 %mul_ln269_29" [receiver.cpp:269]   --->   Operation 560 'sub' 'sub_ln269_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln269_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_14, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 561 'partselect' 'trunc_ln269_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%real_output_addr_14 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_12" [receiver.cpp:269]   --->   Operation 562 'getelementptr' 'real_output_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_13, i8 %real_output_addr_14" [receiver.cpp:269]   --->   Operation 563 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_14 = add i40 %mul_ln270_29, i40 %mul_ln270_28" [receiver.cpp:270]   --->   Operation 564 'add' 'add_ln270_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln270_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_14, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 565 'partselect' 'trunc_ln270_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%imag_output_addr_14 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_12" [receiver.cpp:270]   --->   Operation 566 'getelementptr' 'imag_output_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_13, i8 %imag_output_addr_14" [receiver.cpp:270]   --->   Operation 567 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln265_14 = or i8 %j_1, i8 15" [receiver.cpp:265]   --->   Operation 568 'or' 'or_ln265_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln269_13 = zext i8 %or_ln265_14" [receiver.cpp:269]   --->   Operation 569 'zext' 'zext_ln269_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 570 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_15 = sub i40 %mul_ln269_30, i40 %mul_ln269_31" [receiver.cpp:269]   --->   Operation 570 'sub' 'sub_ln269_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln269_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_15, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 571 'partselect' 'trunc_ln269_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 572 [1/1] (0.00ns)   --->   "%real_output_addr_15 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_13" [receiver.cpp:269]   --->   Operation 572 'getelementptr' 'real_output_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_14, i8 %real_output_addr_15" [receiver.cpp:269]   --->   Operation 573 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 574 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_15 = add i40 %mul_ln270_31, i40 %mul_ln270_30" [receiver.cpp:270]   --->   Operation 574 'add' 'add_ln270_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln270_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_15, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 575 'partselect' 'trunc_ln270_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%imag_output_addr_15 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_13" [receiver.cpp:270]   --->   Operation 576 'getelementptr' 'imag_output_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_14, i8 %imag_output_addr_15" [receiver.cpp:270]   --->   Operation 577 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 578 [1/1] (1.91ns)   --->   "%add_ln265_15 = add i8 %j_1, i8 16" [receiver.cpp:265]   --->   Operation 578 'add' 'add_ln265_15' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 579 [1/1] (1.58ns)   --->   "%store_ln265 = store i8 %add_ln265_15, i8 %j" [receiver.cpp:265]   --->   Operation 579 'store' 'store_ln265' <Predicate = (icmp_ln265)> <Delay = 1.58>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln265 = br void %for.body775.0.split" [receiver.cpp:265]   --->   Operation 580 'br' 'br_ln265' <Predicate = (icmp_ln265)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.169ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0.000 ns)
	'load' operation ('i', receiver.cpp:271) on local variable 'i' [18]  (0.000 ns)
	'add' operation ('add_ln265', receiver.cpp:265) [42]  (1.915 ns)
	'getelementptr' operation ('matched_I_12_addr_1', receiver.cpp:269) [46]  (0.000 ns)
	'load' operation ('matched_I_12_load_1', receiver.cpp:269) on array 'matched_I_12' [47]  (3.254 ns)

 <State 2>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_ln265_1', receiver.cpp:265) [64]  (1.915 ns)
	'getelementptr' operation ('matched_I_12_addr_2', receiver.cpp:269) [68]  (0.000 ns)
	'load' operation ('matched_I_12_load_2', receiver.cpp:269) on array 'matched_I_12' [69]  (3.254 ns)

 <State 3>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269', receiver.cpp:269) [30]  (5.745 ns)

 <State 4>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269', receiver.cpp:269) [30]  (5.745 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269', receiver.cpp:269) [30]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_4', receiver.cpp:269) [74]  (5.745 ns)

 <State 7>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_8', receiver.cpp:269) [118]  (5.745 ns)

 <State 8>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_12', receiver.cpp:269) [162]  (5.745 ns)

 <State 9>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_24', receiver.cpp:269) [298]  (5.745 ns)

 <State 10>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_24', receiver.cpp:269) [298]  (5.745 ns)

 <State 11>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_24', receiver.cpp:269) [298]  (5.745 ns)

 <State 12>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_28', receiver.cpp:269) [342]  (5.745 ns)

 <State 13>: 5.354ns
The critical path consists of the following:
	'sub' operation of DSP[300] ('sub_ln269_12', receiver.cpp:269) [300]  (2.100 ns)
	'store' operation ('store_ln269', receiver.cpp:269) of variable 'trunc_ln269_11', receiver.cpp:269 on array 'real_output' [303]  (3.254 ns)

 <State 14>: 5.354ns
The critical path consists of the following:
	'sub' operation of DSP[344] ('sub_ln269_14', receiver.cpp:269) [344]  (2.100 ns)
	'store' operation ('store_ln269', receiver.cpp:269) of variable 'trunc_ln269_13', receiver.cpp:269 on array 'real_output' [347]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
