

================================================================
== Vitis HLS Report for 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6'
================================================================
* Date:           Tue Jul  2 15:30:33 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19722|    19722|  0.197 ms|  0.197 ms|  19722|  19722|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_5_VITIS_LOOP_112_6  |    19720|    19720|       146|         25|          1|   784|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 146


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 146
* Pipeline : 1
  Pipeline-0 : II = 25, D = 146, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 149 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 150 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%phi_ln114 = alloca i32 1"   --->   Operation 151 'alloca' 'phi_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%g_0 = alloca i32 1"   --->   Operation 152 'alloca' 'g_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 153 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 10, void @empty_10, void @empty, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%phi_mul186_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul186"   --->   Operation 155 'read' 'phi_mul186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_weight_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_24"   --->   Operation 156 'read' 'conv1_weight_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv1_weight_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_23"   --->   Operation 157 'read' 'conv1_weight_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv1_weight_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_22"   --->   Operation 158 'read' 'conv1_weight_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv1_weight_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_21"   --->   Operation 159 'read' 'conv1_weight_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv1_weight_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_20"   --->   Operation 160 'read' 'conv1_weight_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv1_weight_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_19"   --->   Operation 161 'read' 'conv1_weight_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv1_weight_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_18"   --->   Operation 162 'read' 'conv1_weight_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_weight_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_17"   --->   Operation 163 'read' 'conv1_weight_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_weight_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_16"   --->   Operation 164 'read' 'conv1_weight_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_weight_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_15"   --->   Operation 165 'read' 'conv1_weight_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_weight_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_14"   --->   Operation 166 'read' 'conv1_weight_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv1_weight_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_13"   --->   Operation 167 'read' 'conv1_weight_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv1_weight_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_12"   --->   Operation 168 'read' 'conv1_weight_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv1_weight_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_11"   --->   Operation 169 'read' 'conv1_weight_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv1_weight_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_10"   --->   Operation 170 'read' 'conv1_weight_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv1_weight_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_9"   --->   Operation 171 'read' 'conv1_weight_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv1_weight_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_8"   --->   Operation 172 'read' 'conv1_weight_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv1_weight_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_7"   --->   Operation 173 'read' 'conv1_weight_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv1_weight_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_6"   --->   Operation 174 'read' 'conv1_weight_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv1_weight_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_5"   --->   Operation 175 'read' 'conv1_weight_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_weight_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_4"   --->   Operation 176 'read' 'conv1_weight_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv1_weight_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_3"   --->   Operation 177 'read' 'conv1_weight_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv1_weight_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_2"   --->   Operation 178 'read' 'conv1_weight_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv1_weight_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_1"   --->   Operation 179 'read' 'conv1_weight_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_weight_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load"   --->   Operation 180 'read' 'conv1_weight_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%in_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_data"   --->   Operation 181 'read' 'in_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten7"   --->   Operation 182 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %g_0"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %phi_ln114"   --->   Operation 184 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 185 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 186 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%g_0_load = load i5 %g_0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 188 'load' 'g_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i10 %indvar_flatten7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 189 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.77ns)   --->   "%icmp_ln111 = icmp_eq  i10 %indvar_flatten7_load, i10 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 190 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (1.73ns)   --->   "%add_ln111_1 = add i10 %indvar_flatten7_load, i10 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 191 'add' 'add_ln111_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %._crit_edge21.0, void %._crit_edge32.exitStub" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 192 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%phi_ln114_load = load i5 %phi_ln114" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 193 'load' 'phi_ln114_load' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.78ns)   --->   "%add_ln111 = add i5 %g_0_load, i5 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 194 'add' 'add_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (1.36ns)   --->   "%icmp_ln112 = icmp_eq  i5 %phi_ln114_load, i5 28" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 195 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln111)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (1.21ns)   --->   "%phi_ln114_mid2 = select i1 %icmp_ln112, i5 0, i5 %phi_ln114_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 196 'select' 'phi_ln114_mid2' <Predicate = (!icmp_ln111)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (1.21ns)   --->   "%select_ln111 = select i1 %icmp_ln112, i5 %add_ln111, i5 %g_0_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 197 'select' 'select_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %select_ln111, i5 %phi_ln114_mid2, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 198 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast18 = zext i12 %tmp" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 199 'zext' 'p_cast18' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (2.55ns)   --->   "%empty_95 = add i32 %p_cast18, i32 %in_data_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 200 'add' 'empty_95' <Predicate = (!icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_95, i32 2, i32 31" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 201 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.78ns)   --->   "%add_ln112 = add i5 %phi_ln114_mid2, i5 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 202 'add' 'add_ln112' <Predicate = (!icmp_ln111)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln111 = store i10 %add_ln111_1, i10 %indvar_flatten7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 203 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.58>
ST_1 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln111 = store i5 %select_ln111, i5 %g_0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 204 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.58>
ST_1 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln112 = store i5 %add_ln112, i5 %phi_ln114" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 205 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i30 %trunc_ln4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 206 'sext' 'sext_ln116' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i32 %sext_ln116" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 207 'getelementptr' 'data_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 208 [7/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 208 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 209 [6/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 209 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 210 [5/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 210 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 211 [4/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 211 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %g_0_load, i5 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 212 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl_0_cast = zext i10 %p_shl" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 213 'zext' 'p_shl_0_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %g_0_load, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 214 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl6_0_cast = zext i7 %p_shl6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 215 'zext' 'p_shl6_0_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (1.73ns)   --->   "%mul46_0 = sub i11 %p_shl_0_cast, i11 %p_shl6_0_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 216 'sub' 'mul46_0' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 217 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln111, i5 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 218 'bitconcatenate' 'p_shl_0_mid1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl_0_cast_mid1 = zext i10 %p_shl_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 219 'zext' 'p_shl_0_cast_mid1' <Predicate = (!icmp_ln111 & icmp_ln112)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%p_shl6_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln111, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 220 'bitconcatenate' 'p_shl6_0_mid1' <Predicate = (!icmp_ln111 & icmp_ln112)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%p_shl6_0_cast_mid1 = zext i7 %p_shl6_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 221 'zext' 'p_shl6_0_cast_mid1' <Predicate = (!icmp_ln111 & icmp_ln112)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (1.73ns)   --->   "%mul46_0_mid1 = sub i11 %p_shl_0_cast_mid1, i11 %p_shl6_0_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 222 'sub' 'mul46_0_mid1' <Predicate = (!icmp_ln111 & icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%mul46_0_cast_mid2_v = select i1 %icmp_ln112, i11 %mul46_0_mid1, i11 %mul46_0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 223 'select' 'mul46_0_cast_mid2_v' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%mul46_0_cast_mid2 = sext i11 %mul46_0_cast_mid2_v" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 224 'sext' 'mul46_0_cast_mid2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.68ns)   --->   "%tmp1_0_0_mid2 = select i1 %icmp_ln112, i10 %p_shl_0_mid1, i10 %p_shl" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 225 'select' 'tmp1_0_0_mid2' <Predicate = (!icmp_ln111)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [3/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 226 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %phi_ln114_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 227 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i6 %tmp1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 228 'zext' 'tmp1_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (1.73ns)   --->   "%empty_97 = add i10 %tmp1_cast, i10 %tmp1_0_0_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 229 'add' 'empty_97' <Predicate = (!icmp_ln111)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_97, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 230 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%p_cast19 = zext i12 %tmp_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 231 'zext' 'p_cast19' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (2.55ns)   --->   "%empty_98 = add i32 %p_cast19, i32 %in_data_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 232 'add' 'empty_98' <Predicate = (!icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_98, i32 2, i32 31" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 233 'partselect' 'trunc_ln116_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %phi_ln114_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 234 'zext' 'zext_ln114' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (1.54ns)   --->   "%add_ln114 = add i12 %phi_mul186_read, i12 %zext_ln114" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 235 'add' 'add_ln114' <Predicate = (!icmp_ln111)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%zext_ln114_1 = zext i12 %add_ln114" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 236 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln114_1 = add i13 %zext_ln114_1, i13 %mul46_0_cast_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 237 'add' 'add_ln114_1' <Predicate = (!icmp_ln111)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 238 [2/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 238 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i30 %trunc_ln116_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 239 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i32 %sext_ln116_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 240 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 241 [7/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 241 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 242 [1/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 242 'readreq' 'empty_96' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 243 [6/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 243 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 244 [1/1] (7.30ns)   --->   "%data_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 244 'read' 'data_addr_read' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 245 [5/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 245 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %data_addr_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 246 'bitcast' 'bitcast_ln127' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_10 : Operation 247 [4/4] (6.72ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 247 'fmul' 'mul' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (7.30ns)   --->   "%data_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 248 'read' 'data_addr_read_1' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 249 [4/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 249 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 250 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 250 'fmul' 'mul' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %data_addr_read_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 251 'bitcast' 'bitcast_ln127_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 252 [4/4] (6.72ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 252 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (7.30ns)   --->   "%data_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 253 'read' 'data_addr_read_2' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 254 [3/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 254 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 2, i5 %phi_ln114_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 255 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i7 %tmp2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 256 'zext' 'tmp2_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (1.73ns)   --->   "%empty_100 = add i10 %tmp2_cast, i10 %tmp1_0_0_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 257 'add' 'empty_100' <Predicate = (!icmp_ln111)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_100, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 258 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%p_cast20 = zext i12 %tmp_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 259 'zext' 'p_cast20' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (2.55ns)   --->   "%empty_101 = add i32 %p_cast20, i32 %in_data_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 260 'add' 'empty_101' <Predicate = (!icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_101, i32 2, i32 31" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 261 'partselect' 'trunc_ln116_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%tmp3_cast_cast_cast = sext i6 %tmp1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 262 'sext' 'tmp3_cast_cast_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp3_cast_cast_cast_cast = zext i7 %tmp3_cast_cast_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 263 'zext' 'tmp3_cast_cast_cast_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (1.73ns)   --->   "%empty_103 = add i10 %tmp3_cast_cast_cast_cast, i10 %tmp1_0_0_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 264 'add' 'empty_103' <Predicate = (!icmp_ln111)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %phi_ln114_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 265 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i8 %tmp3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 266 'zext' 'tmp4_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (1.73ns)   --->   "%empty_106 = add i10 %tmp4_cast, i10 %tmp1_0_0_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 267 'add' 'empty_106' <Predicate = (!icmp_ln111)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 268 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 268 'fmul' 'mul' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 269 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %data_addr_read_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 270 'bitcast' 'bitcast_ln127_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_12 : Operation 271 [4/4] (6.72ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 271 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (7.30ns)   --->   "%data_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 272 'read' 'data_addr_read_3' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 273 [2/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 273 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i30 %trunc_ln116_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 274 'sext' 'sext_ln116_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i32 %sext_ln116_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 275 'getelementptr' 'data_addr_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_12 : Operation 276 [7/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 276 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 277 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 277 'fmul' 'mul' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 278 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 279 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %data_addr_read_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 280 'bitcast' 'bitcast_ln127_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_13 : Operation 281 [4/4] (6.72ns)   --->   "%mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 281 'fmul' 'mul_0_0_3' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (7.30ns)   --->   "%data_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 282 'read' 'data_addr_read_4' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 283 [1/7] (7.30ns)   --->   "%empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 283 'readreq' 'empty_99' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 284 [6/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 284 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.56>
ST_14 : Operation 285 [5/5] (8.56ns)   --->   "%accum_3 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 285 'fadd' 'accum_3' <Predicate = (!icmp_ln111)> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 286 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 287 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [3/4] (5.70ns)   --->   "%mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 288 'fmul' 'mul_0_0_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln127_4 = bitcast i32 %data_addr_read_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 289 'bitcast' 'bitcast_ln127_4' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_14 : Operation 290 [4/4] (6.72ns)   --->   "%mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 290 'fmul' 'mul_0_0_4' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (7.30ns)   --->   "%data_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 291 'read' 'data_addr_1_read' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 292 [5/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 292 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 293 [4/5] (7.25ns)   --->   "%accum_3 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 293 'fadd' 'accum_3' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 294 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [2/4] (5.70ns)   --->   "%mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 295 'fmul' 'mul_0_0_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [3/4] (5.70ns)   --->   "%mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 296 'fmul' 'mul_0_0_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln127_5 = bitcast i32 %data_addr_1_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 297 'bitcast' 'bitcast_ln127_5' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 298 [4/4] (6.72ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 298 'fmul' 'mul_0_1' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (7.30ns)   --->   "%data_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 299 'read' 'data_addr_1_read_1' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 300 [4/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 300 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 301 [3/5] (7.25ns)   --->   "%accum_3 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 301 'fadd' 'accum_3' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/4] (5.70ns)   --->   "%mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 302 'fmul' 'mul_0_0_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 303 [2/4] (5.70ns)   --->   "%mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 303 'fmul' 'mul_0_0_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 304 'fmul' 'mul_0_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln127_6 = bitcast i32 %data_addr_1_read_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 305 'bitcast' 'bitcast_ln127_6' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_16 : Operation 306 [4/4] (6.72ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 306 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (7.30ns)   --->   "%data_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 307 'read' 'data_addr_1_read_2' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 308 [3/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 308 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_103, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 309 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%p_cast21 = zext i12 %tmp_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 310 'zext' 'p_cast21' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (2.55ns)   --->   "%empty_104 = add i32 %p_cast21, i32 %in_data_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 311 'add' 'empty_104' <Predicate = (!icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln116_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_104, i32 2, i32 31" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 312 'partselect' 'trunc_ln116_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 313 [2/5] (7.25ns)   --->   "%accum_3 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 313 'fadd' 'accum_3' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 314 [1/4] (5.70ns)   --->   "%mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 314 'fmul' 'mul_0_0_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 315 'fmul' 'mul_0_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 316 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 316 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln127_7 = bitcast i32 %data_addr_1_read_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 317 'bitcast' 'bitcast_ln127_7' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_17 : Operation 318 [4/4] (6.72ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 318 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 319 [1/1] (7.30ns)   --->   "%data_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 319 'read' 'data_addr_1_read_3' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 320 [2/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 320 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln116_3 = sext i30 %trunc_ln116_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 321 'sext' 'sext_ln116_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr i32 %data, i32 %sext_ln116_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 322 'getelementptr' 'data_addr_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_17 : Operation 323 [7/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 323 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 324 [1/5] (7.25ns)   --->   "%accum_3 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 324 'fadd' 'accum_3' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 325 'fmul' 'mul_0_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 326 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 327 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 327 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln127_8 = bitcast i32 %data_addr_1_read_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 328 'bitcast' 'bitcast_ln127_8' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_18 : Operation 329 [4/4] (6.72ns)   --->   "%mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 329 'fmul' 'mul_0_1_3' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (7.30ns)   --->   "%data_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 330 'read' 'data_addr_1_read_4' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 331 [1/7] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 331 'readreq' 'empty_102' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 332 [6/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 332 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.56>
ST_19 : Operation 333 [5/5] (8.56ns)   --->   "%accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 333 'fadd' 'accum_3_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 334 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 335 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [3/4] (5.70ns)   --->   "%mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 336 'fmul' 'mul_0_1_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln127_9 = bitcast i32 %data_addr_1_read_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 337 'bitcast' 'bitcast_ln127_9' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_19 : Operation 338 [4/4] (6.72ns)   --->   "%mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 338 'fmul' 'mul_0_1_4' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [1/1] (7.30ns)   --->   "%data_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 339 'read' 'data_addr_2_read' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 340 [5/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 340 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 341 [4/5] (7.25ns)   --->   "%accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 341 'fadd' 'accum_3_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 342 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 342 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [2/4] (5.70ns)   --->   "%mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 343 'fmul' 'mul_0_1_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 344 [3/4] (5.70ns)   --->   "%mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 344 'fmul' 'mul_0_1_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln127_10 = bitcast i32 %data_addr_2_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 345 'bitcast' 'bitcast_ln127_10' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_20 : Operation 346 [4/4] (6.72ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 346 'fmul' 'mul_0_2' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (7.30ns)   --->   "%data_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 347 'read' 'data_addr_2_read_1' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 348 [4/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 348 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 349 [3/5] (7.25ns)   --->   "%accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 349 'fadd' 'accum_3_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 350 [1/4] (5.70ns)   --->   "%mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 350 'fmul' 'mul_0_1_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [2/4] (5.70ns)   --->   "%mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 351 'fmul' 'mul_0_1_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 352 'fmul' 'mul_0_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln127_11 = bitcast i32 %data_addr_2_read_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 353 'bitcast' 'bitcast_ln127_11' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_21 : Operation 354 [4/4] (6.72ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 354 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [1/1] (7.30ns)   --->   "%data_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 355 'read' 'data_addr_2_read_2' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 356 [3/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 356 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_106, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 357 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%p_cast22 = zext i12 %tmp_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 358 'zext' 'p_cast22' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (2.55ns)   --->   "%empty_107 = add i32 %p_cast22, i32 %in_data_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 359 'add' 'empty_107' <Predicate = (!icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln116_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_107, i32 2, i32 31" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 360 'partselect' 'trunc_ln116_4' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 361 [2/5] (7.25ns)   --->   "%accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 361 'fadd' 'accum_3_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [1/4] (5.70ns)   --->   "%mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 362 'fmul' 'mul_0_1_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 363 'fmul' 'mul_0_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 364 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln127_12 = bitcast i32 %data_addr_2_read_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 365 'bitcast' 'bitcast_ln127_12' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_22 : Operation 366 [4/4] (6.72ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 366 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/1] (7.30ns)   --->   "%data_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 367 'read' 'data_addr_2_read_3' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 368 [2/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 368 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln116_4 = sext i30 %trunc_ln116_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 369 'sext' 'sext_ln116_4' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr i32 %data, i32 %sext_ln116_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 370 'getelementptr' 'data_addr_4' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_22 : Operation 371 [7/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 371 'readreq' 'empty_108' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 372 [1/5] (7.25ns)   --->   "%accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 372 'fadd' 'accum_3_0_0_1' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 373 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 373 'fmul' 'mul_0_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 374 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 374 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 375 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln127_13 = bitcast i32 %data_addr_2_read_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 376 'bitcast' 'bitcast_ln127_13' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_23 : Operation 377 [4/4] (6.72ns)   --->   "%mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 377 'fmul' 'mul_0_2_3' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (7.30ns)   --->   "%data_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 378 'read' 'data_addr_2_read_4' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 379 [1/7] (7.30ns)   --->   "%empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 379 'readreq' 'empty_105' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 380 [6/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 380 'readreq' 'empty_108' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.56>
ST_24 : Operation 381 [5/5] (8.56ns)   --->   "%accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 381 'fadd' 'accum_3_0_0_2' <Predicate = (!icmp_ln111)> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 382 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 382 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 383 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 383 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [3/4] (5.70ns)   --->   "%mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 384 'fmul' 'mul_0_2_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln127_14 = bitcast i32 %data_addr_2_read_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 385 'bitcast' 'bitcast_ln127_14' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_24 : Operation 386 [4/4] (6.72ns)   --->   "%mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 386 'fmul' 'mul_0_2_4' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 387 [1/1] (7.30ns)   --->   "%data_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 387 'read' 'data_addr_3_read' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 388 [5/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 388 'readreq' 'empty_108' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 389 [4/5] (7.25ns)   --->   "%accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 389 'fadd' 'accum_3_0_0_2' <Predicate = (!icmp_ln111)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 390 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 391 [2/4] (5.70ns)   --->   "%mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 391 'fmul' 'mul_0_2_3' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 392 [3/4] (5.70ns)   --->   "%mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 392 'fmul' 'mul_0_2_4' <Predicate = (!icmp_ln111)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln127_15 = bitcast i32 %data_addr_3_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 393 'bitcast' 'bitcast_ln127_15' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_25 : Operation 394 [4/4] (6.72ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 394 'fmul' 'mul_0_3' <Predicate = (!icmp_ln111)> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [1/1] (7.30ns)   --->   "%data_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 395 'read' 'data_addr_3_read_1' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 396 [4/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 396 'readreq' 'empty_108' <Predicate = (!icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 397 [3/5] (7.25ns)   --->   "%accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 397 'fadd' 'accum_3_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/4] (5.70ns)   --->   "%mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 398 'fmul' 'mul_0_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 399 [2/4] (5.70ns)   --->   "%mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 399 'fmul' 'mul_0_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [3/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 400 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln127_16 = bitcast i32 %data_addr_3_read_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 401 'bitcast' 'bitcast_ln127_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 402 [4/4] (6.72ns)   --->   "%mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 402 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 403 [1/1] (7.30ns)   --->   "%data_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 403 'read' 'data_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 404 [3/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 404 'readreq' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 405 [2/5] (7.25ns)   --->   "%accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 405 'fadd' 'accum_3_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/4] (5.70ns)   --->   "%mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 406 'fmul' 'mul_0_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [2/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 407 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 408 [3/4] (5.70ns)   --->   "%mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 408 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln127_17 = bitcast i32 %data_addr_3_read_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 409 'bitcast' 'bitcast_ln127_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 410 [4/4] (6.72ns)   --->   "%mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 410 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (7.30ns)   --->   "%data_addr_3_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 411 'read' 'data_addr_3_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 412 [2/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 412 'readreq' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 413 [1/5] (7.25ns)   --->   "%accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 413 'fadd' 'accum_3_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [1/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 414 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 415 [2/4] (5.70ns)   --->   "%mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 415 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 416 [3/4] (5.70ns)   --->   "%mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 416 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln127_18 = bitcast i32 %data_addr_3_read_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 417 'bitcast' 'bitcast_ln127_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 418 [4/4] (6.72ns)   --->   "%mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 418 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 419 [1/1] (7.30ns)   --->   "%data_addr_3_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 419 'read' 'data_addr_3_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 420 [1/7] (7.30ns)   --->   "%empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116]   --->   Operation 420 'readreq' 'empty_108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.56>
ST_29 : Operation 421 [5/5] (8.56ns)   --->   "%accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 421 'fadd' 'accum_3_0_0_3' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 422 [1/4] (5.70ns)   --->   "%mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 422 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 423 [2/4] (5.70ns)   --->   "%mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 423 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 424 [3/4] (5.70ns)   --->   "%mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 424 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln127_19 = bitcast i32 %data_addr_3_read_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 425 'bitcast' 'bitcast_ln127_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 426 [4/4] (6.72ns)   --->   "%mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 426 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 427 [1/1] (7.30ns)   --->   "%data_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 427 'read' 'data_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 428 [4/5] (7.25ns)   --->   "%accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 428 'fadd' 'accum_3_0_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 429 [1/4] (5.70ns)   --->   "%mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 429 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [2/4] (5.70ns)   --->   "%mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 430 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 431 [3/4] (5.70ns)   --->   "%mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 431 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln127_20 = bitcast i32 %data_addr_4_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 432 'bitcast' 'bitcast_ln127_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 433 [4/4] (6.72ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 433 'fmul' 'mul_0_4' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 434 [1/1] (7.30ns)   --->   "%data_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 434 'read' 'data_addr_4_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 435 [3/5] (7.25ns)   --->   "%accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 435 'fadd' 'accum_3_0_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 436 [1/4] (5.70ns)   --->   "%mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 436 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 437 [2/4] (5.70ns)   --->   "%mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 437 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 438 [3/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 438 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln127_21 = bitcast i32 %data_addr_4_read_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 439 'bitcast' 'bitcast_ln127_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 440 [4/4] (6.72ns)   --->   "%mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 440 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 441 [1/1] (7.30ns)   --->   "%data_addr_4_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 441 'read' 'data_addr_4_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 442 [2/5] (7.25ns)   --->   "%accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 442 'fadd' 'accum_3_0_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 443 [1/4] (5.70ns)   --->   "%mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 443 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 444 [2/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 444 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 445 [3/4] (5.70ns)   --->   "%mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 445 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln127_22 = bitcast i32 %data_addr_4_read_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 446 'bitcast' 'bitcast_ln127_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 447 [4/4] (6.72ns)   --->   "%mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 447 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 448 [1/1] (7.30ns)   --->   "%data_addr_4_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 448 'read' 'data_addr_4_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 449 [1/5] (7.25ns)   --->   "%accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 449 'fadd' 'accum_3_0_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 450 [1/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 450 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 451 [2/4] (5.70ns)   --->   "%mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 451 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 452 [3/4] (5.70ns)   --->   "%mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 452 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln127_23 = bitcast i32 %data_addr_4_read_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 453 'bitcast' 'bitcast_ln127_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 454 [4/4] (6.72ns)   --->   "%mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 454 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 455 [1/1] (7.30ns)   --->   "%data_addr_4_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 455 'read' 'data_addr_4_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.56>
ST_34 : Operation 456 [5/5] (8.56ns)   --->   "%accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 456 'fadd' 'accum_3_0_0_4' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 457 [1/4] (5.70ns)   --->   "%mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 457 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 458 [2/4] (5.70ns)   --->   "%mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 458 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 459 [3/4] (5.70ns)   --->   "%mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 459 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln127_24 = bitcast i32 %data_addr_4_read_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 460 'bitcast' 'bitcast_ln127_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 461 [4/4] (6.72ns)   --->   "%mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 461 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 6.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 462 [4/5] (7.25ns)   --->   "%accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 462 'fadd' 'accum_3_0_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 463 [1/4] (5.70ns)   --->   "%mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 463 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 464 [2/4] (5.70ns)   --->   "%mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 464 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 465 [3/4] (5.70ns)   --->   "%mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 465 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 466 [3/5] (7.25ns)   --->   "%accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 466 'fadd' 'accum_3_0_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 467 [1/4] (5.70ns)   --->   "%mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 467 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 468 [2/4] (5.70ns)   --->   "%mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 468 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 469 [2/5] (7.25ns)   --->   "%accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 469 'fadd' 'accum_3_0_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 470 [1/4] (5.70ns)   --->   "%mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 470 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 471 [1/5] (7.25ns)   --->   "%accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 471 'fadd' 'accum_3_0_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.28>
ST_39 : Operation 472 [5/5] (8.28ns)   --->   "%accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 472 'fadd' 'accum_3_0_1' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 473 [4/5] (7.25ns)   --->   "%accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 473 'fadd' 'accum_3_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 474 [3/5] (7.25ns)   --->   "%accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 474 'fadd' 'accum_3_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 475 [2/5] (7.25ns)   --->   "%accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 475 'fadd' 'accum_3_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 476 [1/5] (7.25ns)   --->   "%accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 476 'fadd' 'accum_3_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.28>
ST_44 : Operation 477 [5/5] (8.28ns)   --->   "%accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 477 'fadd' 'accum_3_0_1_1' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 478 [4/5] (7.25ns)   --->   "%accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 478 'fadd' 'accum_3_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 479 [3/5] (7.25ns)   --->   "%accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 479 'fadd' 'accum_3_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 480 [2/5] (7.25ns)   --->   "%accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 480 'fadd' 'accum_3_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 481 [1/5] (7.25ns)   --->   "%accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 481 'fadd' 'accum_3_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.28>
ST_49 : Operation 482 [5/5] (8.28ns)   --->   "%accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 482 'fadd' 'accum_3_0_1_2' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 483 [4/5] (7.25ns)   --->   "%accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 483 'fadd' 'accum_3_0_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 484 [3/5] (7.25ns)   --->   "%accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 484 'fadd' 'accum_3_0_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 485 [2/5] (7.25ns)   --->   "%accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 485 'fadd' 'accum_3_0_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 486 [1/5] (7.25ns)   --->   "%accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 486 'fadd' 'accum_3_0_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.28>
ST_54 : Operation 487 [5/5] (8.28ns)   --->   "%accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 487 'fadd' 'accum_3_0_1_3' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 488 [4/5] (7.25ns)   --->   "%accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 488 'fadd' 'accum_3_0_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 489 [3/5] (7.25ns)   --->   "%accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 489 'fadd' 'accum_3_0_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 490 [2/5] (7.25ns)   --->   "%accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 490 'fadd' 'accum_3_0_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 491 [1/5] (7.25ns)   --->   "%accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 491 'fadd' 'accum_3_0_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.28>
ST_59 : Operation 492 [5/5] (8.28ns)   --->   "%accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 492 'fadd' 'accum_3_0_1_4' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 493 [4/5] (7.25ns)   --->   "%accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 493 'fadd' 'accum_3_0_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 494 [3/5] (7.25ns)   --->   "%accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 494 'fadd' 'accum_3_0_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 495 [2/5] (7.25ns)   --->   "%accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 495 'fadd' 'accum_3_0_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 496 [1/5] (7.25ns)   --->   "%accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 496 'fadd' 'accum_3_0_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 0.00>

State 65 <SV = 64> <Delay = 8.56>
ST_65 : Operation 497 [5/5] (8.56ns)   --->   "%accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 497 'fadd' 'accum_3_0_2' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 498 [4/5] (7.25ns)   --->   "%accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 498 'fadd' 'accum_3_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 499 [3/5] (7.25ns)   --->   "%accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 499 'fadd' 'accum_3_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 500 [2/5] (7.25ns)   --->   "%accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 500 'fadd' 'accum_3_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 501 [1/5] (7.25ns)   --->   "%accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 501 'fadd' 'accum_3_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.56>
ST_70 : Operation 502 [5/5] (8.56ns)   --->   "%accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 502 'fadd' 'accum_3_0_2_1' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 503 [4/5] (7.25ns)   --->   "%accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 503 'fadd' 'accum_3_0_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 504 [3/5] (7.25ns)   --->   "%accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 504 'fadd' 'accum_3_0_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 505 [2/5] (7.25ns)   --->   "%accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 505 'fadd' 'accum_3_0_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 506 [1/5] (7.25ns)   --->   "%accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 506 'fadd' 'accum_3_0_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.56>
ST_75 : Operation 507 [5/5] (8.56ns)   --->   "%accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 507 'fadd' 'accum_3_0_2_2' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 508 [4/5] (7.25ns)   --->   "%accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 508 'fadd' 'accum_3_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 509 [3/5] (7.25ns)   --->   "%accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 509 'fadd' 'accum_3_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 510 [2/5] (7.25ns)   --->   "%accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 510 'fadd' 'accum_3_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 511 [1/5] (7.25ns)   --->   "%accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 511 'fadd' 'accum_3_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 8.56>
ST_80 : Operation 512 [5/5] (8.56ns)   --->   "%accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 512 'fadd' 'accum_3_0_2_3' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 513 [4/5] (7.25ns)   --->   "%accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 513 'fadd' 'accum_3_0_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 514 [3/5] (7.25ns)   --->   "%accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 514 'fadd' 'accum_3_0_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 515 [2/5] (7.25ns)   --->   "%accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 515 'fadd' 'accum_3_0_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 516 [1/5] (7.25ns)   --->   "%accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 516 'fadd' 'accum_3_0_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.56>
ST_85 : Operation 517 [5/5] (8.56ns)   --->   "%accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 517 'fadd' 'accum_3_0_2_4' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 518 [4/5] (7.25ns)   --->   "%accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 518 'fadd' 'accum_3_0_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 519 [3/5] (7.25ns)   --->   "%accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 519 'fadd' 'accum_3_0_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 520 [2/5] (7.25ns)   --->   "%accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 520 'fadd' 'accum_3_0_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 521 [1/5] (7.25ns)   --->   "%accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 521 'fadd' 'accum_3_0_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.28>
ST_90 : Operation 522 [5/5] (8.28ns)   --->   "%accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 522 'fadd' 'accum_3_0_3' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 523 [4/5] (7.25ns)   --->   "%accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 523 'fadd' 'accum_3_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 524 [3/5] (7.25ns)   --->   "%accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 524 'fadd' 'accum_3_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 525 [2/5] (7.25ns)   --->   "%accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 525 'fadd' 'accum_3_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 526 [1/5] (7.25ns)   --->   "%accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 526 'fadd' 'accum_3_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.28>
ST_95 : Operation 527 [5/5] (8.28ns)   --->   "%accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 527 'fadd' 'accum_3_0_3_1' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 528 [4/5] (7.25ns)   --->   "%accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 528 'fadd' 'accum_3_0_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 529 [3/5] (7.25ns)   --->   "%accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 529 'fadd' 'accum_3_0_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i13 %add_ln114_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 530 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 531 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr i32 %out_data, i32 0, i32 %zext_ln114_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 531 'getelementptr' 'out_data_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 532 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 532 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 533 [2/2] (3.25ns)   --->   "%out_data_load = load i13 %out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 533 'load' 'out_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_97 : Operation 534 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln114_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 534 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 535 [1/1] (1.58ns)   --->   "%store_ln114 = store i32 %zext_ln114_2, i32 %reuse_addr_reg" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 535 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 536 [2/5] (7.25ns)   --->   "%accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 536 'fadd' 'accum_3_0_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 537 [1/2] (3.25ns)   --->   "%out_data_load = load i13 %out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 537 'load' 'out_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 538 [1/5] (7.25ns)   --->   "%accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 538 'fadd' 'accum_3_0_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.28>
ST_100 : Operation 539 [5/5] (8.28ns)   --->   "%accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 539 'fadd' 'accum_3_0_3_2' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 540 [4/5] (7.25ns)   --->   "%accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 540 'fadd' 'accum_3_0_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 541 [3/5] (7.25ns)   --->   "%accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 541 'fadd' 'accum_3_0_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 542 [2/5] (7.25ns)   --->   "%accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 542 'fadd' 'accum_3_0_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 543 [1/5] (7.25ns)   --->   "%accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 543 'fadd' 'accum_3_0_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.28>
ST_105 : Operation 544 [5/5] (8.28ns)   --->   "%accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 544 'fadd' 'accum_3_0_3_3' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 545 [4/5] (7.25ns)   --->   "%accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 545 'fadd' 'accum_3_0_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 546 [3/5] (7.25ns)   --->   "%accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 546 'fadd' 'accum_3_0_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 547 [2/5] (7.25ns)   --->   "%accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 547 'fadd' 'accum_3_0_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 548 [1/5] (7.25ns)   --->   "%accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 548 'fadd' 'accum_3_0_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 8.28>
ST_110 : Operation 549 [5/5] (8.28ns)   --->   "%accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 549 'fadd' 'accum_3_0_3_4' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 550 [4/5] (7.25ns)   --->   "%accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 550 'fadd' 'accum_3_0_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 551 [3/5] (7.25ns)   --->   "%accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 551 'fadd' 'accum_3_0_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 552 [2/5] (7.25ns)   --->   "%accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 552 'fadd' 'accum_3_0_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 553 [1/5] (7.25ns)   --->   "%accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 553 'fadd' 'accum_3_0_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 0.00>

State 116 <SV = 115> <Delay = 8.56>
ST_116 : Operation 554 [5/5] (8.56ns)   --->   "%accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 554 'fadd' 'accum_3_0_4' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 555 [4/5] (7.25ns)   --->   "%accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 555 'fadd' 'accum_3_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 556 [3/5] (7.25ns)   --->   "%accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 556 'fadd' 'accum_3_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 557 [2/5] (7.25ns)   --->   "%accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 557 'fadd' 'accum_3_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 558 [1/5] (7.25ns)   --->   "%accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 558 'fadd' 'accum_3_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 8.56>
ST_121 : Operation 559 [5/5] (8.56ns)   --->   "%accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 559 'fadd' 'accum_3_0_4_1' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 593 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 593 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 560 [4/5] (7.25ns)   --->   "%accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 560 'fadd' 'accum_3_0_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 561 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 561 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_122 : Operation 562 [1/1] (0.69ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %out_data_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 562 'select' 'reuse_select' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 563 [3/5] (7.25ns)   --->   "%accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 563 'fadd' 'accum_3_0_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 564 [2/5] (7.25ns)   --->   "%accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 564 'fadd' 'accum_3_0_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 565 [1/5] (7.25ns)   --->   "%accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 565 'fadd' 'accum_3_0_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 8.56>
ST_126 : Operation 566 [5/5] (8.56ns)   --->   "%accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 566 'fadd' 'accum_3_0_4_2' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 567 [4/5] (7.25ns)   --->   "%accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 567 'fadd' 'accum_3_0_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 568 [3/5] (7.25ns)   --->   "%accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 568 'fadd' 'accum_3_0_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 569 [2/5] (7.25ns)   --->   "%accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 569 'fadd' 'accum_3_0_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 570 [1/5] (7.25ns)   --->   "%accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 570 'fadd' 'accum_3_0_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 8.56>
ST_131 : Operation 571 [5/5] (8.56ns)   --->   "%accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 571 'fadd' 'accum_3_0_4_3' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 572 [4/5] (7.25ns)   --->   "%accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 572 'fadd' 'accum_3_0_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 573 [3/5] (7.25ns)   --->   "%accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 573 'fadd' 'accum_3_0_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 574 [2/5] (7.25ns)   --->   "%accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 574 'fadd' 'accum_3_0_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 575 [1/5] (7.25ns)   --->   "%accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 575 'fadd' 'accum_3_0_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 8.56>
ST_136 : Operation 576 [5/5] (8.56ns)   --->   "%accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 576 'fadd' 'accum_3_0_4_4' <Predicate = true> <Delay = 8.56> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 577 [4/5] (7.25ns)   --->   "%accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 577 'fadd' 'accum_3_0_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 578 [3/5] (7.25ns)   --->   "%accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 578 'fadd' 'accum_3_0_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 579 [2/5] (7.25ns)   --->   "%accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 579 'fadd' 'accum_3_0_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 580 [1/5] (7.25ns)   --->   "%accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 580 'fadd' 'accum_3_0_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 8.28>
ST_141 : Operation 581 [5/5] (8.28ns)   --->   "%add = fadd i32 %reuse_select, i32 %accum_3_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 581 'fadd' 'add' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 582 [4/5] (7.25ns)   --->   "%add = fadd i32 %reuse_select, i32 %accum_3_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 582 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 583 [3/5] (7.25ns)   --->   "%add = fadd i32 %reuse_select, i32 %accum_3_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 583 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 584 [2/5] (7.25ns)   --->   "%add = fadd i32 %reuse_select, i32 %accum_3_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 584 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 585 [1/5] (7.25ns)   --->   "%add = fadd i32 %reuse_select, i32 %accum_3_0_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 585 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.25>
ST_146 : Operation 586 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_5_VITIS_LOOP_112_6_str"   --->   Operation 586 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 587 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 587 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 588 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 588 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82]   --->   Operation 589 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 590 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %add, i13 %out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 590 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_146 : Operation 591 [1/1] (1.58ns)   --->   "%store_ln131 = store i32 %add, i32 %reuse_reg" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 591 'store' 'store_ln131' <Predicate = true> <Delay = 1.58>
ST_146 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 592 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weight_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight_load_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_mul186]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg            (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000]
reuse_reg                 (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
phi_ln114                 (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_0                       (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten7           (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul186_read           (read             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_24_read (read             ) [ 011111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_23_read (read             ) [ 011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_22_read (read             ) [ 011111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_21_read (read             ) [ 011111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_20_read (read             ) [ 011111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_19_read (read             ) [ 011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_18_read (read             ) [ 011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_17_read (read             ) [ 011111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_16_read (read             ) [ 011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_15_read (read             ) [ 011111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_14_read (read             ) [ 011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_13_read (read             ) [ 011111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_12_read (read             ) [ 001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_11_read (read             ) [ 001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_10_read (read             ) [ 001111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_9_read  (read             ) [ 001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_8_read  (read             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_7_read  (read             ) [ 001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_6_read  (read             ) [ 001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_5_read  (read             ) [ 001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_4_read  (read             ) [ 001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_3_read  (read             ) [ 001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_2_read  (read             ) [ 001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_1_read  (read             ) [ 001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_weight_load_read    (read             ) [ 001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_data_read              (read             ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_0_load                  (load             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten7_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln111                (icmp             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
add_ln111_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln111                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln114_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln111                 (add              ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln112                (icmp             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln114_mid2            (select           ) [ 001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln111              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                       (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast18                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_95                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln112                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln111               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln111               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln112               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr                 (getelementptr    ) [ 000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_0_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6_0_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul46_0                   (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_0_mid1              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_0_cast_mid1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6_0_mid1             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6_0_cast_mid1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul46_0_mid1              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul46_0_cast_mid2_v       (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul46_0_cast_mid2         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_0_0_mid2             (select           ) [ 000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                      (bitconcatenate   ) [ 000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_97                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast19                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_98                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln116_1             (partselect       ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114_1               (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000]
sext_ln116_1              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1               (getelementptr    ) [ 000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_96                  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_read            (read             ) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127             (bitcast          ) [ 000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_read_1          (read             ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_1           (bitcast          ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_read_2          (read             ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp2                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp2_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_100                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast20                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_101                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln116_2             (partselect       ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3_cast_cast_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3_cast_cast_cast_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_103                 (add              ) [ 000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_106                 (add              ) [ 000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_2           (bitcast          ) [ 000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_read_3          (read             ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116_2              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2               (getelementptr    ) [ 000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                       (fmul             ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_3           (bitcast          ) [ 000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_read_4          (read             ) [ 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_99                  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_0_1                 (fmul             ) [ 000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_4           (bitcast          ) [ 000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_read          (read             ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_0_2                 (fmul             ) [ 011100000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_5           (bitcast          ) [ 000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_read_1        (read             ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_0_3                 (fmul             ) [ 011111111000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_6           (bitcast          ) [ 000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_read_2        (read             ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast21                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_104                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln116_3             (partselect       ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_0_4                 (fmul             ) [ 011111111111110000111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_7           (bitcast          ) [ 000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_read_3        (read             ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116_3              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3               (getelementptr    ) [ 011100000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3                   (fadd             ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_1                   (fmul             ) [ 011111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_8           (bitcast          ) [ 000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_read_4        (read             ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_102                 (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_1_1                 (fmul             ) [ 011111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_9           (bitcast          ) [ 000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_read          (read             ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_1_2                 (fmul             ) [ 011111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_10          (bitcast          ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_read_1        (read             ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_1_3                 (fmul             ) [ 011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_11          (bitcast          ) [ 000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_read_2        (read             ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast22                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_107                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln116_4             (partselect       ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_1_4                 (fmul             ) [ 011111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_12          (bitcast          ) [ 000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_read_3        (read             ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116_4              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4               (getelementptr    ) [ 011111111000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_0_1             (fadd             ) [ 011100000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_2                   (fmul             ) [ 011111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_13          (bitcast          ) [ 010000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_read_4        (read             ) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_105                 (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_2_1                 (fmul             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_14          (bitcast          ) [ 011000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_read          (read             ) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_2_2                 (fmul             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_15          (bitcast          ) [ 011100000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_read_1        (read             ) [ 010000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_2_3                 (fmul             ) [ 011111111111111111111111110111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_16          (bitcast          ) [ 001110000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_read_2        (read             ) [ 001000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_2_4                 (fmul             ) [ 011111111111111111111111110011111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
bitcast_ln127_17          (bitcast          ) [ 000111000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_read_3        (read             ) [ 000100000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_0_2             (fadd             ) [ 000011111000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_3                   (fmul             ) [ 011111111111111111111111110001111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000]
bitcast_ln127_18          (bitcast          ) [ 000011100000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_read_4        (read             ) [ 000010000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_108                 (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_3_1                 (fmul             ) [ 011111111111111111111111110000111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000]
bitcast_ln127_19          (bitcast          ) [ 000001110000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_read          (read             ) [ 000001000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_3_2                 (fmul             ) [ 011111111111111111111111110000011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
bitcast_ln127_20          (bitcast          ) [ 000000111000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_read_1        (read             ) [ 000000100000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_3_3                 (fmul             ) [ 011111111111111111111111110000001111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
bitcast_ln127_21          (bitcast          ) [ 000000011100000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_read_2        (read             ) [ 000000010000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_3_4                 (fmul             ) [ 011111111111111111111111110000000111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000]
bitcast_ln127_22          (bitcast          ) [ 000000001110000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_read_3        (read             ) [ 000000001000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_0_3             (fadd             ) [ 000000000111110000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_4                   (fmul             ) [ 011111111111111111111111110000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
bitcast_ln127_23          (bitcast          ) [ 000000000111000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_read_4        (read             ) [ 000000000100000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_4_1                 (fmul             ) [ 011111111111111111111111110000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
bitcast_ln127_24          (bitcast          ) [ 000000000011100000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_0_4_2                 (fmul             ) [ 011111111111111111111111110000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000]
mul_0_4_3                 (fmul             ) [ 011111111111111111111111110000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
mul_0_4_4                 (fmul             ) [ 011111111111111111111111110000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
accum_3_0_0_4             (fadd             ) [ 000000000000001111100000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_1               (fadd             ) [ 000000000000000000011111000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_1_1             (fadd             ) [ 011100000000000000000000110000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_1_2             (fadd             ) [ 000011111000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_1_3             (fadd             ) [ 000000000111110000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_1_4             (fadd             ) [ 000000000000001111110000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_2               (fadd             ) [ 000000000000000000001111100000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_2_1             (fadd             ) [ 011110000000000000000000010000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
accum_3_0_2_2             (fadd             ) [ 000001111100000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
accum_3_0_2_3             (fadd             ) [ 000000000011111000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
accum_3_0_2_4             (fadd             ) [ 000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
accum_3_0_3               (fadd             ) [ 000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
zext_ln114_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_data_addr             (getelementptr    ) [ 011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111]
reuse_addr_reg_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp                  (icmp             ) [ 011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000]
store_ln114               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_data_load             (load             ) [ 011111111111111111111110110000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000]
accum_3_0_3_1             (fadd             ) [ 011110000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000]
accum_3_0_3_2             (fadd             ) [ 000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
accum_3_0_3_3             (fadd             ) [ 000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
accum_3_0_3_4             (fadd             ) [ 000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000]
accum_3_0_4               (fadd             ) [ 000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
reuse_reg_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_select              (select           ) [ 011111111111111111111001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110]
accum_3_0_4_1             (fadd             ) [ 011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
accum_3_0_4_2             (fadd             ) [ 000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000]
accum_3_0_4_3             (fadd             ) [ 000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
accum_3_0_4_4             (fadd             ) [ 000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
add                       (fadd             ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln0          (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln82         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln131               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln131               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                   (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weight_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weight_load_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_weight_load_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_weight_load_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_weight_load_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_weight_load_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_weight_load_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_weight_load_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_weight_load_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_weight_load_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_weight_load_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_weight_load_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_weight_load_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_weight_load_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_weight_load_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_weight_load_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_weight_load_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_weight_load_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_weight_load_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_weight_load_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_weight_load_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_weight_load_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_weight_load_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv1_weight_load_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv1_weight_load_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_load_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="phi_mul186">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul186"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_data">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_111_5_VITIS_LOOP_112_6_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="reuse_addr_reg_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="reuse_reg_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="phi_ln114_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln114/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="g_0_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="phi_mul186_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul186_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv1_weight_load_24_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="33"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_24_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv1_weight_load_23_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_23_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv1_weight_load_22_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_22_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv1_weight_load_21_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_21_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv1_weight_load_20_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_20_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv1_weight_load_19_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_19_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv1_weight_load_18_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_18_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv1_weight_load_17_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_17_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv1_weight_load_16_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_16_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv1_weight_load_15_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_15_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv1_weight_load_14_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_14_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv1_weight_load_13_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_13_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv1_weight_load_12_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_12_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv1_weight_load_11_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_11_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="conv1_weight_load_10_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_10_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv1_weight_load_9_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_9_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="conv1_weight_load_8_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_8_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv1_weight_load_7_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_7_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv1_weight_load_6_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_6_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv1_weight_load_5_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_5_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="conv1_weight_load_4_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_4_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv1_weight_load_3_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_3_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="conv1_weight_load_2_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_2_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv1_weight_load_1_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_1_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="conv1_weight_load_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_load_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="in_data_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_readreq_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_96/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_readreq_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_99/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="7"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_read/9 data_addr_read_1/10 data_addr_read_2/11 data_addr_read_3/12 data_addr_read_4/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_readreq_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_102/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="7"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_1_read/14 data_addr_1_read_1/15 data_addr_1_read_2/16 data_addr_1_read_3/17 data_addr_1_read_4/18 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_readreq_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="4" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_105/17 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="7"/>
<pin id="369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_2_read/19 data_addr_2_read_1/20 data_addr_2_read_2/21 data_addr_2_read_3/22 data_addr_2_read_4/23 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_readreq_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_108/22 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="7"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_3_read/24 data_addr_3_read_1/25 data_addr_3_read_2/26 data_addr_3_read_3/27 data_addr_3_read_4/28 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_read_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="7"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_4_read/29 data_addr_4_read_1/30 data_addr_4_read_2/31 data_addr_4_read_3/32 data_addr_4_read_4/33 "/>
</bind>
</comp>

<comp id="388" class="1004" name="out_data_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="13" slack="0"/>
<pin id="392" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr/97 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="13" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_data_load/97 store_ln131/146 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="accum_3/14 accum_3_0_0_1/19 accum_3_0_0_2/24 accum_3_0_0_3/29 accum_3_0_0_4/34 accum_3_0_2/65 accum_3_0_2_1/70 accum_3_0_2_2/75 accum_3_0_2_3/80 accum_3_0_2_4/85 accum_3_0_4/116 accum_3_0_4_1/121 accum_3_0_4_2/126 accum_3_0_4_3/131 accum_3_0_4_4/136 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="accum_3_0_1/39 accum_3_0_1_1/44 accum_3_0_1_2/49 accum_3_0_1_3/54 accum_3_0_1_4/59 accum_3_0_3/90 accum_3_0_3_1/95 accum_3_0_3_2/100 accum_3_0_3_3/105 accum_3_0_3_4/110 add/141 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="9"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/10 mul_0_0_1/11 mul_0_0_2/12 mul_0_0_3/13 mul_0_0_4/14 mul_0_1/15 mul_0_1_1/16 mul_0_1_2/17 mul_0_1_3/18 mul_0_1_4/19 mul_0_2/20 mul_0_2_1/21 mul_0_2_2/22 mul_0_2_3/23 mul_0_2_4/24 mul_0_3/25 mul_0_3_1/26 mul_0_3_2/27 mul_0_3_3/28 mul_0_3_4/29 mul_0_4/30 mul_0_4_1/31 mul_0_4_2/32 mul_0_4_3/33 mul_0_4_4/34 "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_read data_addr_read_1 data_addr_read_2 data_addr_read_3 data_addr_read_4 "/>
</bind>
</comp>

<comp id="418" class="1005" name="reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1_read data_addr_1_read_1 data_addr_1_read_2 data_addr_1_read_3 data_addr_1_read_4 "/>
</bind>
</comp>

<comp id="422" class="1005" name="reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_3 accum_3_0_0_1 accum_3_0_0_2 accum_3_0_0_3 accum_3_0_0_4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2_read data_addr_2_read_1 data_addr_2_read_2 data_addr_2_read_3 data_addr_2_read_4 "/>
</bind>
</comp>

<comp id="432" class="1005" name="reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_3_read data_addr_3_read_1 data_addr_3_read_2 data_addr_3_read_3 data_addr_3_read_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_4_read data_addr_4_read_1 data_addr_4_read_2 data_addr_4_read_3 data_addr_4_read_4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_3_0_1 accum_3_0_1_1 accum_3_0_1_2 accum_3_0_1_3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_3_0_1_4 accum_3_0_3 accum_3_0_3_1 accum_3_0_3_2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_3_0_2 accum_3_0_2_1 accum_3_0_2_2 accum_3_0_2_3 accum_3_0_2_4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_3_0_3_3 accum_3_0_3_4 add "/>
</bind>
</comp>

<comp id="464" class="1005" name="reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_3_0_4 accum_3_0_4_1 accum_3_0_4_2 accum_3_0_4_3 accum_3_0_4_4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln0_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln0_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln0_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln0_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln0_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="g_0_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_0_load/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="indvar_flatten7_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln111_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="9" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln111_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="phi_ln114_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln114_load/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln111_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln112_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="phi_ln114_mid2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phi_ln114_mid2/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln111_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="0" index="3" bw="1" slack="0"/>
<pin id="549" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_cast18_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="empty_95_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_95/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="30" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="3" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln112_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln111_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln111_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln112_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln116_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="30" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="data_addr_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="30" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_shl_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="5"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_shl_0_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_0_cast/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_shl6_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="5"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl6_0_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_0_cast/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="mul46_0_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul46_0/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_shl_0_mid1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="0" index="1" bw="5" slack="5"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_0_mid1/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_shl_0_cast_mid1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_0_cast_mid1/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_shl6_0_mid1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="5" slack="5"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_0_mid1/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_shl6_0_cast_mid1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="0"/>
<pin id="653" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_0_cast_mid1/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="mul46_0_mid1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="0" index="1" bw="7" slack="0"/>
<pin id="658" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul46_0_mid1/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mul46_0_cast_mid2_v_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="5"/>
<pin id="663" dir="0" index="1" bw="11" slack="0"/>
<pin id="664" dir="0" index="2" bw="11" slack="0"/>
<pin id="665" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mul46_0_cast_mid2_v/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="mul46_0_cast_mid2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul46_0_cast_mid2/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp1_0_0_mid2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="5"/>
<pin id="674" dir="0" index="1" bw="10" slack="0"/>
<pin id="675" dir="0" index="2" bw="10" slack="0"/>
<pin id="676" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp1_0_0_mid2/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="5" slack="5"/>
<pin id="683" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp1_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="empty_97_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_97/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_12_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="0"/>
<pin id="698" dir="0" index="1" bw="10" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_cast19_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast19/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="empty_98_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="5"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_98/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln116_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="30" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="3" slack="0"/>
<pin id="717" dir="0" index="3" bw="6" slack="0"/>
<pin id="718" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln116_1/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln114_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="5"/>
<pin id="725" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln114_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="5"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln114_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="0"/>
<pin id="733" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln114_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="0"/>
<pin id="737" dir="0" index="1" bw="11" slack="0"/>
<pin id="738" dir="1" index="2" bw="13" slack="91"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln116_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="30" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="data_addr_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="30" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="bitcast_ln127_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="bitcast_ln127_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_1/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="7" slack="0"/>
<pin id="763" dir="0" index="1" bw="2" slack="0"/>
<pin id="764" dir="0" index="2" bw="5" slack="10"/>
<pin id="765" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp2_cast_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="7" slack="0"/>
<pin id="770" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/11 "/>
</bind>
</comp>

<comp id="772" class="1004" name="empty_100_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="0"/>
<pin id="774" dir="0" index="1" bw="10" slack="5"/>
<pin id="775" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_100/11 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_14_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="12" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_cast20_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20/11 "/>
</bind>
</comp>

<comp id="789" class="1004" name="empty_101_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="10"/>
<pin id="792" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_101/11 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln116_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="30" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="3" slack="0"/>
<pin id="798" dir="0" index="3" bw="6" slack="0"/>
<pin id="799" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln116_2/11 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp3_cast_cast_cast_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="5"/>
<pin id="806" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast_cast_cast/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp3_cast_cast_cast_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast_cast_cast_cast/11 "/>
</bind>
</comp>

<comp id="811" class="1004" name="empty_103_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="0"/>
<pin id="813" dir="0" index="1" bw="10" slack="5"/>
<pin id="814" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_103/11 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="3" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="10"/>
<pin id="820" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp4_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/11 "/>
</bind>
</comp>

<comp id="827" class="1004" name="empty_106_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="10" slack="5"/>
<pin id="830" dir="1" index="2" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_106/11 "/>
</bind>
</comp>

<comp id="832" class="1004" name="bitcast_ln127_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_2/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln116_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="30" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_2/12 "/>
</bind>
</comp>

<comp id="840" class="1004" name="data_addr_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="30" slack="0"/>
<pin id="843" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="bitcast_ln127_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_3/13 "/>
</bind>
</comp>

<comp id="852" class="1004" name="bitcast_ln127_4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_4/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln127_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_5/15 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bitcast_ln127_6_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_6/16 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_15_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="0"/>
<pin id="869" dir="0" index="1" bw="10" slack="5"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="874" class="1004" name="p_cast21_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast21/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="empty_104_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="15"/>
<pin id="881" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_104/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="trunc_ln116_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="30" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="0" index="2" bw="3" slack="0"/>
<pin id="887" dir="0" index="3" bw="6" slack="0"/>
<pin id="888" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln116_3/16 "/>
</bind>
</comp>

<comp id="893" class="1004" name="bitcast_ln127_7_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_7/17 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln116_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="30" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_3/17 "/>
</bind>
</comp>

<comp id="901" class="1004" name="data_addr_3_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="30" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_3/17 "/>
</bind>
</comp>

<comp id="908" class="1004" name="bitcast_ln127_8_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_8/18 "/>
</bind>
</comp>

<comp id="913" class="1004" name="bitcast_ln127_9_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_9/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="bitcast_ln127_10_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_10/20 "/>
</bind>
</comp>

<comp id="923" class="1004" name="bitcast_ln127_11_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_11/21 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_17_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="12" slack="0"/>
<pin id="930" dir="0" index="1" bw="10" slack="10"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/21 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_cast22_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="0"/>
<pin id="937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast22/21 "/>
</bind>
</comp>

<comp id="939" class="1004" name="empty_107_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="20"/>
<pin id="942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_107/21 "/>
</bind>
</comp>

<comp id="944" class="1004" name="trunc_ln116_4_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="30" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="3" slack="0"/>
<pin id="948" dir="0" index="3" bw="6" slack="0"/>
<pin id="949" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln116_4/21 "/>
</bind>
</comp>

<comp id="954" class="1004" name="bitcast_ln127_12_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_12/22 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sext_ln116_4_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="30" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_4/22 "/>
</bind>
</comp>

<comp id="962" class="1004" name="data_addr_4_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="30" slack="0"/>
<pin id="965" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_4/22 "/>
</bind>
</comp>

<comp id="969" class="1004" name="bitcast_ln127_13_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_13/23 "/>
</bind>
</comp>

<comp id="974" class="1004" name="bitcast_ln127_14_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_14/24 "/>
</bind>
</comp>

<comp id="979" class="1004" name="bitcast_ln127_15_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_15/25 "/>
</bind>
</comp>

<comp id="984" class="1004" name="bitcast_ln127_16_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_16/26 "/>
</bind>
</comp>

<comp id="989" class="1004" name="bitcast_ln127_17_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_17/27 "/>
</bind>
</comp>

<comp id="994" class="1004" name="bitcast_ln127_18_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_18/28 "/>
</bind>
</comp>

<comp id="999" class="1004" name="bitcast_ln127_19_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_19/29 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="bitcast_ln127_20_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_20/30 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bitcast_ln127_21_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_21/31 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="bitcast_ln127_22_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_22/32 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="bitcast_ln127_23_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_23/33 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="bitcast_ln127_24_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_24/34 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln114_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="91"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/97 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="reuse_addr_reg_load_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="96"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/97 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="addr_cmp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="13" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/97 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln114_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="13" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="96"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/97 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="reuse_reg_load_load_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="121"/>
<pin id="1049" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/122 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="reuse_select_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="25"/>
<pin id="1052" dir="0" index="1" bw="32" slack="0"/>
<pin id="1053" dir="0" index="2" bw="32" slack="24"/>
<pin id="1054" dir="1" index="3" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/122 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="store_ln131_store_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="0" index="1" bw="32" slack="145"/>
<pin id="1059" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/146 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="reuse_addr_reg_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="1068" class="1005" name="reuse_reg_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="1075" class="1005" name="phi_ln114_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="5" slack="0"/>
<pin id="1077" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln114 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="g_0_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="5" slack="0"/>
<pin id="1084" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="g_0 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="indvar_flatten7_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="0"/>
<pin id="1091" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="phi_mul186_read_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="12" slack="5"/>
<pin id="1098" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="phi_mul186_read "/>
</bind>
</comp>

<comp id="1101" class="1005" name="conv1_weight_load_24_read_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="33"/>
<pin id="1103" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opset="conv1_weight_load_24_read "/>
</bind>
</comp>

<comp id="1106" class="1005" name="conv1_weight_load_23_read_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="32"/>
<pin id="1108" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="conv1_weight_load_23_read "/>
</bind>
</comp>

<comp id="1111" class="1005" name="conv1_weight_load_22_read_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="31"/>
<pin id="1113" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="conv1_weight_load_22_read "/>
</bind>
</comp>

<comp id="1116" class="1005" name="conv1_weight_load_21_read_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="30"/>
<pin id="1118" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="conv1_weight_load_21_read "/>
</bind>
</comp>

<comp id="1121" class="1005" name="conv1_weight_load_20_read_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="29"/>
<pin id="1123" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="conv1_weight_load_20_read "/>
</bind>
</comp>

<comp id="1126" class="1005" name="conv1_weight_load_19_read_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="28"/>
<pin id="1128" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="conv1_weight_load_19_read "/>
</bind>
</comp>

<comp id="1131" class="1005" name="conv1_weight_load_18_read_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="27"/>
<pin id="1133" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="conv1_weight_load_18_read "/>
</bind>
</comp>

<comp id="1136" class="1005" name="conv1_weight_load_17_read_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="26"/>
<pin id="1138" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="conv1_weight_load_17_read "/>
</bind>
</comp>

<comp id="1141" class="1005" name="conv1_weight_load_16_read_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="25"/>
<pin id="1143" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="conv1_weight_load_16_read "/>
</bind>
</comp>

<comp id="1146" class="1005" name="conv1_weight_load_15_read_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="24"/>
<pin id="1148" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="conv1_weight_load_15_read "/>
</bind>
</comp>

<comp id="1151" class="1005" name="conv1_weight_load_14_read_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="23"/>
<pin id="1153" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="conv1_weight_load_14_read "/>
</bind>
</comp>

<comp id="1156" class="1005" name="conv1_weight_load_13_read_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="22"/>
<pin id="1158" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="conv1_weight_load_13_read "/>
</bind>
</comp>

<comp id="1161" class="1005" name="conv1_weight_load_12_read_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="21"/>
<pin id="1163" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="conv1_weight_load_12_read "/>
</bind>
</comp>

<comp id="1166" class="1005" name="conv1_weight_load_11_read_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="20"/>
<pin id="1168" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="conv1_weight_load_11_read "/>
</bind>
</comp>

<comp id="1171" class="1005" name="conv1_weight_load_10_read_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="19"/>
<pin id="1173" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="conv1_weight_load_10_read "/>
</bind>
</comp>

<comp id="1176" class="1005" name="conv1_weight_load_9_read_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="18"/>
<pin id="1178" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="conv1_weight_load_9_read "/>
</bind>
</comp>

<comp id="1181" class="1005" name="conv1_weight_load_8_read_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="17"/>
<pin id="1183" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="conv1_weight_load_8_read "/>
</bind>
</comp>

<comp id="1186" class="1005" name="conv1_weight_load_7_read_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="16"/>
<pin id="1188" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="conv1_weight_load_7_read "/>
</bind>
</comp>

<comp id="1191" class="1005" name="conv1_weight_load_6_read_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="15"/>
<pin id="1193" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="conv1_weight_load_6_read "/>
</bind>
</comp>

<comp id="1196" class="1005" name="conv1_weight_load_5_read_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="14"/>
<pin id="1198" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv1_weight_load_5_read "/>
</bind>
</comp>

<comp id="1201" class="1005" name="conv1_weight_load_4_read_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="13"/>
<pin id="1203" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="conv1_weight_load_4_read "/>
</bind>
</comp>

<comp id="1206" class="1005" name="conv1_weight_load_3_read_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="12"/>
<pin id="1208" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="conv1_weight_load_3_read "/>
</bind>
</comp>

<comp id="1211" class="1005" name="conv1_weight_load_2_read_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="11"/>
<pin id="1213" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="conv1_weight_load_2_read "/>
</bind>
</comp>

<comp id="1216" class="1005" name="conv1_weight_load_1_read_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="10"/>
<pin id="1218" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="conv1_weight_load_1_read "/>
</bind>
</comp>

<comp id="1221" class="1005" name="conv1_weight_load_read_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="9"/>
<pin id="1223" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="conv1_weight_load_read "/>
</bind>
</comp>

<comp id="1226" class="1005" name="in_data_read_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="5"/>
<pin id="1228" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="in_data_read "/>
</bind>
</comp>

<comp id="1234" class="1005" name="g_0_load_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="5"/>
<pin id="1236" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="g_0_load "/>
</bind>
</comp>

<comp id="1240" class="1005" name="icmp_ln111_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="add_ln111_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="5" slack="5"/>
<pin id="1246" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="icmp_ln112_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="5"/>
<pin id="1252" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="phi_ln114_mid2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="5"/>
<pin id="1258" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="phi_ln114_mid2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="trunc_ln4_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="30" slack="1"/>
<pin id="1266" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="data_addr_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp1_0_0_mid2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="10" slack="5"/>
<pin id="1277" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="tmp1_0_0_mid2 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="6" slack="5"/>
<pin id="1284" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="trunc_ln116_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="30" slack="1"/>
<pin id="1289" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="add_ln114_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="13" slack="91"/>
<pin id="1294" dir="1" index="1" bw="13" slack="91"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="data_addr_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="bitcast_ln127_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="1"/>
<pin id="1305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="bitcast_ln127_1_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln116_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="30" slack="1"/>
<pin id="1315" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="empty_103_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="10" slack="5"/>
<pin id="1320" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="empty_103 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="empty_106_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="10" slack="10"/>
<pin id="1325" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="empty_106 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="bitcast_ln127_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="data_addr_2_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="mul_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1344" class="1005" name="bitcast_ln127_3_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_3 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="mul_0_0_1_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="5"/>
<pin id="1351" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_0_0_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="bitcast_ln127_4_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_4 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="mul_0_0_2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="9"/>
<pin id="1361" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_0_0_2 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="bitcast_ln127_5_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_5 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="mul_0_0_3_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="13"/>
<pin id="1371" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="mul_0_0_3 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="bitcast_ln127_6_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_6 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="trunc_ln116_3_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="30" slack="1"/>
<pin id="1381" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116_3 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="mul_0_0_4_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="17"/>
<pin id="1386" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="mul_0_0_4 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="bitcast_ln127_7_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_7 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="data_addr_3_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_3 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="mul_0_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="21"/>
<pin id="1402" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="mul_0_1 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="bitcast_ln127_8_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="1"/>
<pin id="1407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_8 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="mul_0_1_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="25"/>
<pin id="1412" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="mul_0_1_1 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="bitcast_ln127_9_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="32" slack="1"/>
<pin id="1417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_9 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="mul_0_1_2_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="29"/>
<pin id="1422" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="mul_0_1_2 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="bitcast_ln127_10_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_10 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="mul_0_1_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="33"/>
<pin id="1432" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opset="mul_0_1_3 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="bitcast_ln127_11_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="1"/>
<pin id="1437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_11 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="trunc_ln116_4_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="30" slack="1"/>
<pin id="1442" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116_4 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="mul_0_1_4_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="37"/>
<pin id="1447" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="mul_0_1_4 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="bitcast_ln127_12_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="1"/>
<pin id="1452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_12 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="data_addr_4_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_4 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="mul_0_2_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="42"/>
<pin id="1463" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opset="mul_0_2 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="bitcast_ln127_13_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_13 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="mul_0_2_1_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="46"/>
<pin id="1473" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="mul_0_2_1 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="bitcast_ln127_14_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_14 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="mul_0_2_2_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="50"/>
<pin id="1483" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="mul_0_2_2 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="bitcast_ln127_15_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="1"/>
<pin id="1488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_15 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="mul_0_2_3_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="54"/>
<pin id="1493" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="mul_0_2_3 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="bitcast_ln127_16_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_16 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="mul_0_2_4_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="58"/>
<pin id="1503" dir="1" index="1" bw="32" slack="58"/>
</pin_list>
<bind>
<opset="mul_0_2_4 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="bitcast_ln127_17_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_17 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="mul_0_3_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="62"/>
<pin id="1513" dir="1" index="1" bw="32" slack="62"/>
</pin_list>
<bind>
<opset="mul_0_3 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="bitcast_ln127_18_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_18 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="mul_0_3_1_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="66"/>
<pin id="1523" dir="1" index="1" bw="32" slack="66"/>
</pin_list>
<bind>
<opset="mul_0_3_1 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="bitcast_ln127_19_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_19 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="mul_0_3_2_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="70"/>
<pin id="1533" dir="1" index="1" bw="32" slack="70"/>
</pin_list>
<bind>
<opset="mul_0_3_2 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="bitcast_ln127_20_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_20 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="mul_0_3_3_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="74"/>
<pin id="1543" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opset="mul_0_3_3 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="bitcast_ln127_21_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_21 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="mul_0_3_4_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="78"/>
<pin id="1553" dir="1" index="1" bw="32" slack="78"/>
</pin_list>
<bind>
<opset="mul_0_3_4 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="bitcast_ln127_22_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_22 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="mul_0_4_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="83"/>
<pin id="1563" dir="1" index="1" bw="32" slack="83"/>
</pin_list>
<bind>
<opset="mul_0_4 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="bitcast_ln127_23_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="1"/>
<pin id="1568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_23 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="mul_0_4_1_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="87"/>
<pin id="1573" dir="1" index="1" bw="32" slack="87"/>
</pin_list>
<bind>
<opset="mul_0_4_1 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="bitcast_ln127_24_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_24 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="mul_0_4_2_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="91"/>
<pin id="1583" dir="1" index="1" bw="32" slack="91"/>
</pin_list>
<bind>
<opset="mul_0_4_2 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="mul_0_4_3_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="95"/>
<pin id="1588" dir="1" index="1" bw="32" slack="95"/>
</pin_list>
<bind>
<opset="mul_0_4_3 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="mul_0_4_4_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="99"/>
<pin id="1593" dir="1" index="1" bw="32" slack="99"/>
</pin_list>
<bind>
<opset="mul_0_4_4 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="out_data_addr_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="13" slack="1"/>
<pin id="1598" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr "/>
</bind>
</comp>

<comp id="1601" class="1005" name="addr_cmp_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="25"/>
<pin id="1603" dir="1" index="1" bw="1" slack="25"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="1606" class="1005" name="out_data_load_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="24"/>
<pin id="1608" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="out_data_load "/>
</bind>
</comp>

<comp id="1611" class="1005" name="reuse_select_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="19"/>
<pin id="1613" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="78" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="108" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="110" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="108" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="110" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="126" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="108" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="110" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="126" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="108" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="110" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="126" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="108" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="110" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="126" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="126" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="417"><net_src comp="342" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="354" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="401" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="431"><net_src comp="366" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="378" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="383" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="406" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="448"><net_src comp="406" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="454"><net_src comp="401" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="460"><net_src comp="406" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="467"><net_src comp="401" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="474"><net_src comp="82" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="84" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="86" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="90" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="498" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="92" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="520"><net_src comp="495" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="513" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="96" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="84" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="513" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="522" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="516" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="495" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="550"><net_src comp="98" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="536" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="528" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="100" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="557"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="322" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="102" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="104" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="106" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="578"><net_src comp="528" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="507" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="536" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="574" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="602"><net_src comp="2" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="598" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="610"><net_src comp="112" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="615"><net_src comp="605" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="114" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="100" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="626"><net_src comp="616" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="612" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="112" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="84" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="643"><net_src comp="633" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="114" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="654"><net_src comp="644" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="640" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="667"><net_src comp="627" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="661" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="633" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="678"><net_src comp="605" pin="3"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="120" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="122" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="672" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="719"><net_src comp="102" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="708" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="104" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="106" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="668" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="748"><net_src comp="2" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="744" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="754"><net_src comp="414" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="759"><net_src comp="414" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="766"><net_src comp="128" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="130" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="782"><net_src comp="124" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="100" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="800"><net_src comp="102" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="789" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="104" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="132" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="134" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="414" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="844"><net_src comp="2" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="840" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="850"><net_src comp="414" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="855"><net_src comp="414" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="860"><net_src comp="418" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="865"><net_src comp="418" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="872"><net_src comp="124" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="100" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="877"><net_src comp="867" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="889"><net_src comp="102" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="878" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="104" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="106" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="896"><net_src comp="418" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="905"><net_src comp="2" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="898" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="901" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="911"><net_src comp="418" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="916"><net_src comp="418" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="921"><net_src comp="428" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="926"><net_src comp="428" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="933"><net_src comp="124" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="100" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="938"><net_src comp="928" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="950"><net_src comp="102" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="939" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="104" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="106" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="428" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="966"><net_src comp="2" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="959" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="968"><net_src comp="962" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="972"><net_src comp="428" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="977"><net_src comp="428" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="982"><net_src comp="432" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="987"><net_src comp="432" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="992"><net_src comp="432" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="997"><net_src comp="432" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1002"><net_src comp="432" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1007"><net_src comp="436" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1012"><net_src comp="436" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1017"><net_src comp="436" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1022"><net_src comp="436" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1027"><net_src comp="436" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1032"><net_src comp="1029" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1040"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1029" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1029" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="457" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="146" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1071"><net_src comp="150" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1074"><net_src comp="1068" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1078"><net_src comp="154" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1085"><net_src comp="158" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1092"><net_src comp="162" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1099"><net_src comp="166" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1104"><net_src comp="172" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1109"><net_src comp="178" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1114"><net_src comp="184" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1119"><net_src comp="190" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1124"><net_src comp="196" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1129"><net_src comp="202" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1134"><net_src comp="208" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1139"><net_src comp="214" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1144"><net_src comp="220" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1149"><net_src comp="226" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1154"><net_src comp="232" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1159"><net_src comp="238" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1164"><net_src comp="244" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1169"><net_src comp="250" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1174"><net_src comp="256" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1179"><net_src comp="262" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1184"><net_src comp="268" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1189"><net_src comp="274" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1194"><net_src comp="280" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1199"><net_src comp="286" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1204"><net_src comp="292" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1209"><net_src comp="298" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1214"><net_src comp="304" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1219"><net_src comp="310" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1224"><net_src comp="316" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1229"><net_src comp="322" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1233"><net_src comp="1226" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1237"><net_src comp="495" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1243"><net_src comp="501" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="516" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1253"><net_src comp="522" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1259"><net_src comp="528" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="1267"><net_src comp="564" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1272"><net_src comp="598" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1278"><net_src comp="672" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1285"><net_src comp="679" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1290"><net_src comp="713" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1295"><net_src comp="735" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1300"><net_src comp="744" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1306"><net_src comp="751" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1311"><net_src comp="756" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1316"><net_src comp="794" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1321"><net_src comp="811" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1326"><net_src comp="827" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1331"><net_src comp="832" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1336"><net_src comp="840" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1342"><net_src comp="410" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1347"><net_src comp="847" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1352"><net_src comp="410" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1357"><net_src comp="852" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1362"><net_src comp="410" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1367"><net_src comp="857" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1372"><net_src comp="410" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1377"><net_src comp="862" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1382"><net_src comp="883" pin="4"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1387"><net_src comp="410" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1392"><net_src comp="893" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1397"><net_src comp="901" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1403"><net_src comp="410" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1408"><net_src comp="908" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1413"><net_src comp="410" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1418"><net_src comp="913" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1423"><net_src comp="410" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1428"><net_src comp="918" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1433"><net_src comp="410" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1438"><net_src comp="923" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1443"><net_src comp="944" pin="4"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1448"><net_src comp="410" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1453"><net_src comp="954" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1458"><net_src comp="962" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1464"><net_src comp="410" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1469"><net_src comp="969" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1474"><net_src comp="410" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1479"><net_src comp="974" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1484"><net_src comp="410" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1489"><net_src comp="979" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1494"><net_src comp="410" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1499"><net_src comp="984" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1504"><net_src comp="410" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1509"><net_src comp="989" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1514"><net_src comp="410" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1519"><net_src comp="994" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1524"><net_src comp="410" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1529"><net_src comp="999" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1534"><net_src comp="410" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1539"><net_src comp="1004" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1544"><net_src comp="410" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1549"><net_src comp="1009" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1554"><net_src comp="410" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1559"><net_src comp="1014" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1564"><net_src comp="410" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1569"><net_src comp="1019" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1574"><net_src comp="410" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1579"><net_src comp="1024" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1584"><net_src comp="410" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1589"><net_src comp="410" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1594"><net_src comp="410" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1599"><net_src comp="388" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1604"><net_src comp="1036" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1609"><net_src comp="395" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1050" pin=2"/></net>

<net id="1614"><net_src comp="1050" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="406" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {146 }
 - Input state : 
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : in_data | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : data | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_1 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_2 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_3 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_4 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_5 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_6 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_7 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_8 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_9 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_10 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_11 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_12 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_13 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_14 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_15 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_16 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_17 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_18 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_19 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_20 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_21 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_22 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_23 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : conv1_weight_load_24 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : phi_mul186 | {1 }
	Port: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 : out_data | {97 98 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		g_0_load : 1
		indvar_flatten7_load : 1
		icmp_ln111 : 2
		add_ln111_1 : 2
		br_ln111 : 3
		phi_ln114_load : 1
		add_ln111 : 2
		icmp_ln112 : 2
		phi_ln114_mid2 : 3
		select_ln111 : 3
		tmp : 4
		p_cast18 : 5
		empty_95 : 6
		trunc_ln4 : 7
		add_ln112 : 4
		store_ln111 : 3
		store_ln111 : 4
		store_ln112 : 5
	State 2
		data_addr : 1
		empty_96 : 2
	State 3
	State 4
	State 5
	State 6
		p_shl_0_cast : 1
		p_shl6_0_cast : 1
		mul46_0 : 2
		p_shl_0_cast_mid1 : 1
		p_shl6_0_cast_mid1 : 1
		mul46_0_mid1 : 2
		mul46_0_cast_mid2_v : 3
		mul46_0_cast_mid2 : 4
		tmp1_0_0_mid2 : 1
		tmp1_cast : 1
		empty_97 : 2
		tmp_12 : 3
		p_cast19 : 4
		empty_98 : 5
		trunc_ln116_1 : 6
		add_ln114 : 1
		zext_ln114_1 : 2
		add_ln114_1 : 5
	State 7
		data_addr_1 : 1
		empty_99 : 2
	State 8
	State 9
	State 10
		mul : 1
	State 11
		mul_0_0_1 : 1
		tmp2_cast : 1
		empty_100 : 2
		tmp_14 : 3
		p_cast20 : 4
		empty_101 : 5
		trunc_ln116_2 : 6
		tmp3_cast_cast_cast_cast : 1
		empty_103 : 2
		tmp4_cast : 1
		empty_106 : 2
	State 12
		mul_0_0_2 : 1
		data_addr_2 : 1
		empty_102 : 2
	State 13
		mul_0_0_3 : 1
	State 14
		mul_0_0_4 : 1
	State 15
		mul_0_1 : 1
	State 16
		mul_0_1_1 : 1
		p_cast21 : 1
		empty_104 : 2
		trunc_ln116_3 : 3
	State 17
		mul_0_1_2 : 1
		data_addr_3 : 1
		empty_105 : 2
	State 18
		mul_0_1_3 : 1
	State 19
		mul_0_1_4 : 1
	State 20
		mul_0_2 : 1
	State 21
		mul_0_2_1 : 1
		p_cast22 : 1
		empty_107 : 2
		trunc_ln116_4 : 3
	State 22
		mul_0_2_2 : 1
		data_addr_4 : 1
		empty_108 : 2
	State 23
		mul_0_2_3 : 1
	State 24
		mul_0_2_4 : 1
	State 25
		mul_0_3 : 1
	State 26
		mul_0_3_1 : 1
	State 27
		mul_0_3_2 : 1
	State 28
		mul_0_3_3 : 1
	State 29
		mul_0_3_4 : 1
	State 30
		mul_0_4 : 1
	State 31
		mul_0_4_1 : 1
	State 32
		mul_0_4_2 : 1
	State 33
		mul_0_4_3 : 1
	State 34
		mul_0_4_4 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
		out_data_addr : 1
		out_data_load : 2
		addr_cmp : 1
		store_ln114 : 1
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
		reuse_select : 1
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_401              |    2    |   205   |   390   |
|          |               grp_fu_406              |    2    |   205   |   390   |
|----------|---------------------------------------|---------|---------|---------|
|   fmul   |               grp_fu_410              |    3    |   143   |   321   |
|----------|---------------------------------------|---------|---------|---------|
|          |           add_ln111_1_fu_507          |    0    |    0    |    13   |
|          |            add_ln111_fu_516           |    0    |    0    |    13   |
|          |            empty_95_fu_558            |    0    |    0    |    39   |
|          |            add_ln112_fu_574           |    0    |    0    |    13   |
|          |            empty_97_fu_690            |    0    |    0    |    13   |
|          |            empty_98_fu_708            |    0    |    0    |    39   |
|    add   |            add_ln114_fu_726           |    0    |    0    |    12   |
|          |           add_ln114_1_fu_735          |    0    |    0    |    12   |
|          |            empty_100_fu_772           |    0    |    0    |    13   |
|          |            empty_101_fu_789           |    0    |    0    |    39   |
|          |            empty_103_fu_811           |    0    |    0    |    13   |
|          |            empty_106_fu_827           |    0    |    0    |    13   |
|          |            empty_104_fu_878           |    0    |    0    |    39   |
|          |            empty_107_fu_939           |    0    |    0    |    39   |
|----------|---------------------------------------|---------|---------|---------|
|          |         phi_ln114_mid2_fu_528         |    0    |    0    |    5    |
|          |          select_ln111_fu_536          |    0    |    0    |    5    |
|  select  |       mul46_0_cast_mid2_v_fu_661      |    0    |    0    |    11   |
|          |          tmp1_0_0_mid2_fu_672         |    0    |    0    |    10   |
|          |          reuse_select_fu_1050         |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|          |           icmp_ln111_fu_501           |    0    |    0    |    11   |
|   icmp   |           icmp_ln112_fu_522           |    0    |    0    |    9    |
|          |            addr_cmp_fu_1036           |    0    |    0    |    18   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |             mul46_0_fu_627            |    0    |    0    |    13   |
|          |          mul46_0_mid1_fu_655          |    0    |    0    |    13   |
|----------|---------------------------------------|---------|---------|---------|
|          |      phi_mul186_read_read_fu_166      |    0    |    0    |    0    |
|          | conv1_weight_load_24_read_read_fu_172 |    0    |    0    |    0    |
|          | conv1_weight_load_23_read_read_fu_178 |    0    |    0    |    0    |
|          | conv1_weight_load_22_read_read_fu_184 |    0    |    0    |    0    |
|          | conv1_weight_load_21_read_read_fu_190 |    0    |    0    |    0    |
|          | conv1_weight_load_20_read_read_fu_196 |    0    |    0    |    0    |
|          | conv1_weight_load_19_read_read_fu_202 |    0    |    0    |    0    |
|          | conv1_weight_load_18_read_read_fu_208 |    0    |    0    |    0    |
|          | conv1_weight_load_17_read_read_fu_214 |    0    |    0    |    0    |
|          | conv1_weight_load_16_read_read_fu_220 |    0    |    0    |    0    |
|          | conv1_weight_load_15_read_read_fu_226 |    0    |    0    |    0    |
|          | conv1_weight_load_14_read_read_fu_232 |    0    |    0    |    0    |
|          | conv1_weight_load_13_read_read_fu_238 |    0    |    0    |    0    |
|          | conv1_weight_load_12_read_read_fu_244 |    0    |    0    |    0    |
|          | conv1_weight_load_11_read_read_fu_250 |    0    |    0    |    0    |
|   read   | conv1_weight_load_10_read_read_fu_256 |    0    |    0    |    0    |
|          |  conv1_weight_load_9_read_read_fu_262 |    0    |    0    |    0    |
|          |  conv1_weight_load_8_read_read_fu_268 |    0    |    0    |    0    |
|          |  conv1_weight_load_7_read_read_fu_274 |    0    |    0    |    0    |
|          |  conv1_weight_load_6_read_read_fu_280 |    0    |    0    |    0    |
|          |  conv1_weight_load_5_read_read_fu_286 |    0    |    0    |    0    |
|          |  conv1_weight_load_4_read_read_fu_292 |    0    |    0    |    0    |
|          |  conv1_weight_load_3_read_read_fu_298 |    0    |    0    |    0    |
|          |  conv1_weight_load_2_read_read_fu_304 |    0    |    0    |    0    |
|          |  conv1_weight_load_1_read_read_fu_310 |    0    |    0    |    0    |
|          |   conv1_weight_load_read_read_fu_316  |    0    |    0    |    0    |
|          |        in_data_read_read_fu_322       |    0    |    0    |    0    |
|          |            grp_read_fu_342            |    0    |    0    |    0    |
|          |            grp_read_fu_354            |    0    |    0    |    0    |
|          |            grp_read_fu_366            |    0    |    0    |    0    |
|          |            grp_read_fu_378            |    0    |    0    |    0    |
|          |            grp_read_fu_383            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           grp_readreq_fu_328          |    0    |    0    |    0    |
|          |           grp_readreq_fu_335          |    0    |    0    |    0    |
|  readreq |           grp_readreq_fu_347          |    0    |    0    |    0    |
|          |           grp_readreq_fu_359          |    0    |    0    |    0    |
|          |           grp_readreq_fu_371          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_544              |    0    |    0    |    0    |
|          |              p_shl_fu_605             |    0    |    0    |    0    |
|          |             p_shl6_fu_616             |    0    |    0    |    0    |
|          |          p_shl_0_mid1_fu_633          |    0    |    0    |    0    |
|          |          p_shl6_0_mid1_fu_644         |    0    |    0    |    0    |
|bitconcatenate|              tmp1_fu_679              |    0    |    0    |    0    |
|          |             tmp_12_fu_696             |    0    |    0    |    0    |
|          |              tmp2_fu_761              |    0    |    0    |    0    |
|          |             tmp_14_fu_777             |    0    |    0    |    0    |
|          |              tmp3_fu_816              |    0    |    0    |    0    |
|          |             tmp_15_fu_867             |    0    |    0    |    0    |
|          |             tmp_17_fu_928             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            p_cast18_fu_554            |    0    |    0    |    0    |
|          |          p_shl_0_cast_fu_612          |    0    |    0    |    0    |
|          |          p_shl6_0_cast_fu_623         |    0    |    0    |    0    |
|          |        p_shl_0_cast_mid1_fu_640       |    0    |    0    |    0    |
|          |       p_shl6_0_cast_mid1_fu_651       |    0    |    0    |    0    |
|          |            tmp1_cast_fu_686           |    0    |    0    |    0    |
|          |            p_cast19_fu_704            |    0    |    0    |    0    |
|   zext   |           zext_ln114_fu_723           |    0    |    0    |    0    |
|          |          zext_ln114_1_fu_731          |    0    |    0    |    0    |
|          |            tmp2_cast_fu_768           |    0    |    0    |    0    |
|          |            p_cast20_fu_785            |    0    |    0    |    0    |
|          |    tmp3_cast_cast_cast_cast_fu_807    |    0    |    0    |    0    |
|          |            tmp4_cast_fu_823           |    0    |    0    |    0    |
|          |            p_cast21_fu_874            |    0    |    0    |    0    |
|          |            p_cast22_fu_935            |    0    |    0    |    0    |
|          |          zext_ln114_2_fu_1029         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            trunc_ln4_fu_564           |    0    |    0    |    0    |
|          |          trunc_ln116_1_fu_713         |    0    |    0    |    0    |
|partselect|          trunc_ln116_2_fu_794         |    0    |    0    |    0    |
|          |          trunc_ln116_3_fu_883         |    0    |    0    |    0    |
|          |          trunc_ln116_4_fu_944         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           sext_ln116_fu_595           |    0    |    0    |    0    |
|          |        mul46_0_cast_mid2_fu_668       |    0    |    0    |    0    |
|          |          sext_ln116_1_fu_741          |    0    |    0    |    0    |
|   sext   |       tmp3_cast_cast_cast_fu_804      |    0    |    0    |    0    |
|          |          sext_ln116_2_fu_837          |    0    |    0    |    0    |
|          |          sext_ln116_3_fu_898          |    0    |    0    |    0    |
|          |          sext_ln116_4_fu_959          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    7    |   553   |   1538  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln111_reg_1244        |    5   |
|       add_ln114_1_reg_1292       |   13   |
|         addr_cmp_reg_1601        |    1   |
|     bitcast_ln127_10_reg_1425    |   32   |
|     bitcast_ln127_11_reg_1435    |   32   |
|     bitcast_ln127_12_reg_1450    |   32   |
|     bitcast_ln127_13_reg_1466    |   32   |
|     bitcast_ln127_14_reg_1476    |   32   |
|     bitcast_ln127_15_reg_1486    |   32   |
|     bitcast_ln127_16_reg_1496    |   32   |
|     bitcast_ln127_17_reg_1506    |   32   |
|     bitcast_ln127_18_reg_1516    |   32   |
|     bitcast_ln127_19_reg_1526    |   32   |
|     bitcast_ln127_1_reg_1308     |   32   |
|     bitcast_ln127_20_reg_1536    |   32   |
|     bitcast_ln127_21_reg_1546    |   32   |
|     bitcast_ln127_22_reg_1556    |   32   |
|     bitcast_ln127_23_reg_1566    |   32   |
|     bitcast_ln127_24_reg_1576    |   32   |
|     bitcast_ln127_2_reg_1328     |   32   |
|     bitcast_ln127_3_reg_1344     |   32   |
|     bitcast_ln127_4_reg_1354     |   32   |
|     bitcast_ln127_5_reg_1364     |   32   |
|     bitcast_ln127_6_reg_1374     |   32   |
|     bitcast_ln127_7_reg_1389     |   32   |
|     bitcast_ln127_8_reg_1405     |   32   |
|     bitcast_ln127_9_reg_1415     |   32   |
|      bitcast_ln127_reg_1303      |   32   |
|conv1_weight_load_10_read_reg_1171|   32   |
|conv1_weight_load_11_read_reg_1166|   32   |
|conv1_weight_load_12_read_reg_1161|   32   |
|conv1_weight_load_13_read_reg_1156|   32   |
|conv1_weight_load_14_read_reg_1151|   32   |
|conv1_weight_load_15_read_reg_1146|   32   |
|conv1_weight_load_16_read_reg_1141|   32   |
|conv1_weight_load_17_read_reg_1136|   32   |
|conv1_weight_load_18_read_reg_1131|   32   |
|conv1_weight_load_19_read_reg_1126|   32   |
| conv1_weight_load_1_read_reg_1216|   32   |
|conv1_weight_load_20_read_reg_1121|   32   |
|conv1_weight_load_21_read_reg_1116|   32   |
|conv1_weight_load_22_read_reg_1111|   32   |
|conv1_weight_load_23_read_reg_1106|   32   |
|conv1_weight_load_24_read_reg_1101|   32   |
| conv1_weight_load_2_read_reg_1211|   32   |
| conv1_weight_load_3_read_reg_1206|   32   |
| conv1_weight_load_4_read_reg_1201|   32   |
| conv1_weight_load_5_read_reg_1196|   32   |
| conv1_weight_load_6_read_reg_1191|   32   |
| conv1_weight_load_7_read_reg_1186|   32   |
| conv1_weight_load_8_read_reg_1181|   32   |
| conv1_weight_load_9_read_reg_1176|   32   |
|  conv1_weight_load_read_reg_1221 |   32   |
|       data_addr_1_reg_1297       |   32   |
|       data_addr_2_reg_1333       |   32   |
|       data_addr_3_reg_1394       |   32   |
|       data_addr_4_reg_1455       |   32   |
|        data_addr_reg_1269        |   32   |
|        empty_103_reg_1318        |   10   |
|        empty_106_reg_1323        |   10   |
|         g_0_load_reg_1234        |    5   |
|           g_0_reg_1082           |    5   |
|        icmp_ln111_reg_1240       |    1   |
|        icmp_ln112_reg_1250       |    1   |
|       in_data_read_reg_1226      |   32   |
|     indvar_flatten7_reg_1089     |   10   |
|        mul_0_0_1_reg_1349        |   32   |
|        mul_0_0_2_reg_1359        |   32   |
|        mul_0_0_3_reg_1369        |   32   |
|        mul_0_0_4_reg_1384        |   32   |
|        mul_0_1_1_reg_1410        |   32   |
|        mul_0_1_2_reg_1420        |   32   |
|        mul_0_1_3_reg_1430        |   32   |
|        mul_0_1_4_reg_1445        |   32   |
|         mul_0_1_reg_1400         |   32   |
|        mul_0_2_1_reg_1471        |   32   |
|        mul_0_2_2_reg_1481        |   32   |
|        mul_0_2_3_reg_1491        |   32   |
|        mul_0_2_4_reg_1501        |   32   |
|         mul_0_2_reg_1461         |   32   |
|        mul_0_3_1_reg_1521        |   32   |
|        mul_0_3_2_reg_1531        |   32   |
|        mul_0_3_3_reg_1541        |   32   |
|        mul_0_3_4_reg_1551        |   32   |
|         mul_0_3_reg_1511         |   32   |
|        mul_0_4_1_reg_1571        |   32   |
|        mul_0_4_2_reg_1581        |   32   |
|        mul_0_4_3_reg_1586        |   32   |
|        mul_0_4_4_reg_1591        |   32   |
|         mul_0_4_reg_1561         |   32   |
|           mul_reg_1339           |   32   |
|      out_data_addr_reg_1596      |   13   |
|      out_data_load_reg_1606      |   32   |
|      phi_ln114_mid2_reg_1256     |    5   |
|        phi_ln114_reg_1075        |    5   |
|     phi_mul186_read_reg_1096     |   12   |
|              reg_414             |   32   |
|              reg_418             |   32   |
|              reg_422             |   32   |
|              reg_428             |   32   |
|              reg_432             |   32   |
|              reg_436             |   32   |
|              reg_440             |   32   |
|              reg_445             |   32   |
|              reg_451             |   32   |
|              reg_457             |   32   |
|              reg_464             |   32   |
|      reuse_addr_reg_reg_1061     |   32   |
|        reuse_reg_reg_1068        |   32   |
|       reuse_select_reg_1611      |   32   |
|      tmp1_0_0_mid2_reg_1275      |   10   |
|           tmp1_reg_1282          |    6   |
|      trunc_ln116_1_reg_1287      |   30   |
|      trunc_ln116_2_reg_1313      |   30   |
|      trunc_ln116_3_reg_1379      |   30   |
|      trunc_ln116_4_reg_1440      |   30   |
|        trunc_ln4_reg_1264        |   30   |
+----------------------------------+--------+
|               Total              |  3334  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_328 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_335 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_347 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_359 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_371 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_395 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_401     |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_401     |  p1  |  15  |  32  |   480  ||    65   |
|     grp_fu_406     |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_406     |  p1  |  11  |  32  |   352  ||    59   |
|     grp_fu_410     |  p0  |  50  |  32  |  1600  ||   217   |
|     grp_fu_410     |  p1  |  25  |  32  |   800  ||   113   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  3962  || 24.9446 ||   570   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   553  |  1538  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   570  |
|  Register |    -   |    -   |  3334  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   24   |  3887  |  2108  |
+-----------+--------+--------+--------+--------+
