{"an approach to energy error tradeoffs in approximate ripple carry adders": {"filter": "Header Section", "author": ["Zvi M. Kedem", "Vincent John Mooney", "Kirthi Krishna Muntimadugu", "Krishna V. Palem"]}, "on chip detection methodology for break even time of power gated function units": {"filter": "Header Section", "author": ["Kimiyoshi Usami", "Yuya Goto", "Kensaku Matsunaga", "Satoshi Koyama", "Daisuke Ikebuchi", "Hideharu Amano", "Hiroshi Nakamura"]}, "a comparator based cyclic analog to digital converter with boosted preset voltage": {"filter": "Header Section", "author": ["Jong-Kwan Woo", "Tae-Hoon Kim", "Hyongmin Lee", "Sunkwon Kim", "Hyunjoong Lee", "Suhwan Kim"]}, "reduction of minimum operating voltage vddmin of cmos logic circuits with post fabrication automatically selective charge injection": {"filter": "Header Section", "author": ["Kentaro Honda", "Katsuyuki Ikeuchi", "Masahiro Nomura", "Makoto Takamiya", "Takayasu Sakurai"]}, "a scheduling algorithm for consistent monitoring results with solar powered high performance wireless embedded systems": {"filter": "Header Section", "author": ["Denis Dondi", "Piero Zappi", "Tajana Simunic Rosing"]}, "an integrated optimization framework for reducing the energy consumption of embedded real time applications": {"filter": "Header Section", "author": ["Hideki Takase", "Gang Zeng", "Lovic Gauthier", "Hirotaka Kawashima", "Noritoshi Atsumi", "Tomohiro Tatematsu", "Yoshitake Kobayashi", "Shunitsu Kohara", "Takenori Koshiro", "Tohru Ishihara", "Hiroyuki Tomiyama", "Hiroaki Takada"]}, "improving energy efficiency of multi threaded applications using heterogeneous cmos tfet multicores": {"filter": "Header Section", "author": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir", "Suman Datta"]}, "next generation wireless technologies trends for ultra low energy": {"filter": "Header Section", "author": ["Yasunori Miyahara"]}, "8t single ended sub threshold sram with cross point data aware write operation": {"filter": "Header Section", "author": ["Yi-Wei Chiu", "Jihi-Yu Lin", "Ming-Hsien Tu", "Shyh-Jye Jou", "Ching-Te Chuang"]}, "a design space exploration of transmission line links for on chip interconnect": {"filter": "Header Section", "author": ["Aaron Carpenter", "Jianyun Hu", "Michael C. Huang", "Hui Wu", "Peng Liu"]}, "design and analysis of metastable hardened flip flops in sub threshold region": {"filter": "Header Section", "author": ["David Li", "Pierce Chuang", "David Nairn", "Manoj Sachdev"]}, "a 1 2v 55mw 12bits self calibrated dual residue analog to digital converter in 90 nm cmos": {"filter": "Header Section", "author": ["Amir Zjajo", "Jose Pineda de Gyvez"]}, "a low power direct digital frequency synthesizer using an analogue sine conversion technique": {"filter": "Header Section", "author": ["Jun-Hong Weng", "Ching-Yuan Yang", "Yi-Lin Jhu"]}, "low power and high performance technologies for mobile soc in lte era": {"filter": "Header Section", "author": ["Toshihiro Hattori"]}, "12 7 times energy efficiency increase of 16 bit integer unit by power supply voltage vdd scaling from 1 2v to 310mv enabled by contention less flip flops clff and separated vdd between flip flops and combinational logics": {"filter": "Header Section", "author": ["Hiroshi Fuketa", "Koji Hirairi", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"]}, "eliminating energy of same content cell columns of on chip sram arrays": {"filter": "Header Section", "author": ["Bushra Ahsan", "Lorena Ndreu", "Isidoros Sideris", "Yiannakis Sazeides", "Sachin Idgunji", "Emre Ozer"]}, "holistic low power solutions for the new world": {"filter": "Header Section", "author": ["Kee Sup Kim"]}, "memory energy management for an enterprise decision support system": {"filter": "Header Section", "author": ["Karthik Kumar", "Kshitij A. Doshi", "Martin Dimitrov", "Yung-Hsiang Lu"]}, "energy harvesting by sweeping voltage escalated charging of a reconfigurable supercapacitor array": {"filter": "Header Section", "author": ["Sehwan Kim", "Pai H. Chou"]}, "thermal aware bus driven floorplanning": {"filter": "Header Section", "author": ["Po-Hsun Wu", "Tsung-Yi Ho"]}, "new power aware placement for region based fpga architecture combined with dynamic power gating by pchm": {"filter": "Header Section", "author": ["Ce Li", "Yiping Dong", "Takahiro Watanabe"]}, "automated di dt stressmark generation for microprocessor power delivery networks": {"filter": "Header Section", "author": ["Youngtaek Kim", "Lizy Kurian John"]}, "learning to manage combined energy supply systems": {"filter": "Header Section", "author": ["Azalia Mirhoseini", "Farinaz Koushanfar"]}, "power and delay aware synthesis of multi operand adders targeting lut based fpgas": {"filter": "Header Section", "author": ["Taeko Matsunaga", "Shinji Kimura", "Yusuke Matsunaga"]}, "the whys and hows of thermal management": {"filter": "Header Section", "author": ["Sachin S. Sapatnekar"]}}