I 000049 55 1292          1688797023287 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version vef)
	(_time 1688797023288 2023.07.08 09:47:03)
	(_source(\../src/main.vhd\))
	(_parameters dbg tan)
	(_code 9692929991c0c6809596d0cc93909390c290c09194)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000049 55 1318          1688797330982 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688797330983 2023.07.08 09:52:10)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code 8ddf8b83d8dbdd9b8e8dcbd7888b888bd98bdb8a8f)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000049 55 1318          1688920969203 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688920969204 2023.07.09 20:12:49)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code 67676767613137716467213d626162613361316065)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000050 55 1477          1688920991725 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688920991726 2023.07.09 20:13:11)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 5b0f09585a0d0a4d595f18000f5d5a5d085c5e5d5a)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int src1 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int src2 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . alu_struc 1 -1)
)
V 000050 55 3992          1688921055578 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version vef)
	(_time 1688921055579 2023.07.09 20:14:15)
	(_source(\../src/mem_stage.vhd\))
	(_parameters dbg tan)
	(_code ce9a9f9b9e99cedb9dcbdd959bc8cfc8c9c8cbc89a)
	(_coverage d)
	(_ent
		(_time 1688920892285)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
V 000051 55 2556          1688921125814 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version vef)
	(_time 1688921125815 2023.07.09 20:15:25)
	(_source(\../src/exec_stage.vhd\))
	(_parameters dbg tan)
	(_code 297c242c287e783f287f6f727b2e2d2f282f2e2f2c)
	(_coverage d)
	(_ent
		(_time 1688921073619)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000052 55 956           1688928355794 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1688928355795 2023.07.09 22:15:55)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code 494e194b441e195f4e4f5b16194a4f4f484f4d4f4d)
	(_coverage d)
	(_ent
		(_time 1688928059670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2466          1688930561541 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688930561542 2023.07.09 22:52:41)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 6f3a6c6f6a393e796a3b2c343b696e693c686a696e)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 35(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 39(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 6 0 40(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(5)(6)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000049 55 1318          1688930906951 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688930906952 2023.07.09 22:58:26)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code bdbbbee9e8ebedabbebdfbe7b8bbb8bbe9bbebbabf)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
V 000052 55 956           1688968978098 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1688968978099 2023.07.10 09:32:58)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code feaef7aeafa9aee8f9f8eca1aefdf8f8fff8faf8fa)
	(_coverage d)
	(_ent
		(_time 1688928059670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2466          1688969771793 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688969771794 2023.07.10 09:46:11)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 65626165333334736036263e316364633662606364)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 35(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 39(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 6 0 40(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(5)(6)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000050 55 2693          1688970195589 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688970195590 2023.07.10 09:53:15)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code dad48888d88c8bccdedf99818edcdbdc89dddfdcdb)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000050 55 2697          1688963926759 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688963926760 2023.07.10 08:08:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2e2e7a2a28787f382a2b6d757a282f287d292b282f)
	(_ent
		(_time 1688963926757)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000049 55 1300          1688963929949 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688963929950 2023.07.10 08:08:49)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code a2a3f7f5a1f4f2b4a1a2e4f8a7a4a7a4f6a4f4a5a0)
	(_ent
		(_time 1688963929947)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688963929960 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688963929961 2023.07.10 08:08:49)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code b1b0e5e4b8e6e0a7b0e7f7eae3b6b5b7b0b7b6b7b4)
	(_ent
		(_time 1688963929958)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688963929981 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688963929982 2023.07.10 08:08:49)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code c1c0c494c596c1d492c4d29a94c7c0c7c6c7c4c795)
	(_ent
		(_time 1688963929979)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688963929990 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688963929991 2023.07.10 08:08:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c1c09194939790d7c5c4829a95c7c0c792c6c4c7c0)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688963929998 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688963929999 2023.07.10 08:08:49)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code d1d08183d48681c7d6d7c38e81d2d7d7d0d7d5d7d5)
	(_ent
		(_time 1688963929996)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000049 55 1300          1688964222124 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688964222125 2023.07.10 08:13:42)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code eebdbcbdbab8bef8edeea8b4ebe8ebe8bae8b8e9ec)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688964222133 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688964222134 2023.07.10 08:13:42)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code fdaeaeaca1aaacebfcabbba6affaf9fbfcfbfafbf8)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688964222147 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688964222148 2023.07.10 08:13:42)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0d5d590b5c5a0d185e081e56580b0c0b0a0b080b59)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688964222155 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688964222156 2023.07.10 08:13:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5d0c0b0a5b5c1b09084e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688964222165 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688964222166 2023.07.10 08:13:42)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1c4c1d1b4b4b4c0a1b1a0e434c1f1a1a1d1a181a18)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688964222174 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688964222175 2023.07.10 08:13:42)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1c4c151b1a4a4b0b1a120e47481a1f1b181a151a4a)
	(_ent
		(_time 1688964222172)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688964222186 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688964222187 2023.07.10 08:13:42)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 2c7d2e287a7b7f3a212b3f77792a292b2e297a2a2a)
	(_ent
		(_time 1688964222184)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1621          1688964222196 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964222197 2023.07.10 08:13:42)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3c6c35393a6a6b2b3a6f2e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222194)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 1 0 21(_ent (_in))))
				(_port(_int write_address 1 0 22(_ent (_in))))
				(_port(_int write_data 2 0 23(_ent (_in))))
				(_port(_int reg_write -1 0 25(_ent (_in))))
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 36(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)((_others(i 2))))
			((write_data)((_others(i 2))))
			((reg_write)((i 2)))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
			(_port
				((read_address)(read_address))
				((write_address)(write_address))
				((write_data)(write_data))
				((reg_write)(reg_write))
				((clk)(clk))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688964222202 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688964222203 2023.07.10 08:13:42)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 3c6c35393a6a6b2b3f3e2e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222200)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1412          1688964287808 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964287809 2023.07.10 08:14:47)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 85d5868bd6d28492838797df8283d683d683808287)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1495          1688964320452 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964320453 2023.07.10 08:15:20)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 06070500565107110005145c010055005500030104)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(4))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000049 55 1300          1688964372612 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688964372613 2023.07.10 08:16:12)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code c2c79497c19492d4c1c28498c7c4c7c496c494c5c0)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688964372621 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688964372622 2023.07.10 08:16:12)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code d2d78581d88583c4d384948980d5d6d4d3d4d5d4d7)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688964372641 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688964372642 2023.07.10 08:16:12)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code e1e4e7b2e5b6e1f4b2e4f2bab4e7e0e7e6e7e4e7b5)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688964372649 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688964372650 2023.07.10 08:16:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f1f4a2a1a3a7a0e7f5f4b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688964372656 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688964372657 2023.07.10 08:16:12)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code f1f4a2a1f4a6a1e7f6f7e3aea1f2f7f7f0f7f5f7f5)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688964372664 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688964372665 2023.07.10 08:16:12)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 00055a0655565717060e125b540603070406090656)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1495          1688964372671 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964372672 2023.07.10 08:16:12)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 00055006565701170603125a070653065306050702)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(4))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688964372678 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688964372679 2023.07.10 08:16:12)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 00045106055753160d07135b550605070205560606)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1621          1688964372686 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964372687 2023.07.10 08:16:12)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 10154a17454647071643024b441613171416191646)
	(_ent
		(_time 1688964222193)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 1 0 21(_ent (_in))))
				(_port(_int write_address 1 0 22(_ent (_in))))
				(_port(_int write_data 2 0 23(_ent (_in))))
				(_port(_int reg_write -1 0 25(_ent (_in))))
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 36(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)((_others(i 2))))
			((write_data)((_others(i 2))))
			((reg_write)((i 2)))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
			(_port
				((read_address)(read_address))
				((write_address)(write_address))
				((write_data)(write_data))
				((reg_write)(reg_write))
				((clk)(clk))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688964372692 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688964372693 2023.07.10 08:16:12)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 10154a17454647071312024b441613171416191646)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688964974987 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688964974988 2023.07.10 08:26:14)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c9c9ce9cc99e99dc9dc8db939dcfcecf9dcfc0cfcd)
	(_ent
		(_time 1688964974981)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 962           1688965481166 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 25))
	(_version ve8)
	(_time 1688965481167 2023.07.10 08:34:41)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 14101113114240071744074e461215131417161717)
	(_ent
		(_time 1688965481164)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 1 0 15(_ent(_in))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1644          1688965687140 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688965687141 2023.07.10 08:38:07)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code a5a7fdf2f5f3f2b2a2a6b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1688965687138)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2088          1688966150572 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688966150573 2023.07.10 08:45:50)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code f3f0a3a3f1a5a7e0f5a5e0a9a1f5f2f4f3f0f1f0f0)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
	)
	(_inst pc 0 66(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 2745          1688966820357 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688966820358 2023.07.10 08:57:00)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 48474e4a411e1c5b4f1f5b121a4e494f484b4a4b4b)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688966986582 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688966986583 2023.07.10 08:59:46)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9394c29c91c5c3859093d5c996959695c795c59491)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688966986590 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688966986591 2023.07.10 08:59:46)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code a2a5f2f4a8f5f3b4a3f4e4f9f0a5a6a4a3a4a5a4a7)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688966986604 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688966986605 2023.07.10 08:59:46)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code b2b5b3e6b5e5b2a7e1b7a1e9e7b4b3b4b5b4b7b4e6)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688966986612 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688966986613 2023.07.10 08:59:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b2b5e6e6e3e4e3a4b6b7f1e9e6b4b3b4e1b5b7b4b3)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688966986619 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688966986620 2023.07.10 08:59:46)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code c2c59697c49592d4c5c4d09d92c1c4c4c3c4c6c4c6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688966986627 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688966986628 2023.07.10 08:59:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c2c59e97959495d5c4ccd09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688966986637 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688966986638 2023.07.10 08:59:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d1d78683d58682c7dcd6c28a84d7d4d6d3d487d7d7)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688966986645 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688966986646 2023.07.10 08:59:46)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code d1d68d83858786c6d6d2c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688966986651 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688966986652 2023.07.10 08:59:46)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code e1e6bdb2b5b7b6f6e2e3f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688966986659 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688966986660 2023.07.10 08:59:46)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code e1e6e0b2e9b6b1f4b5e0f3bbb5e7e6e7b5e7e8e7e5)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688967002161 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688967002162 2023.07.10 09:00:02)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 6d6e3b6d383b3d7b6e6d2b37686b686b396b3b6a6f)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688967002170 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688967002171 2023.07.10 09:00:02)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 7c7f2b7c272b2d6a7d2a3a272e7b787a7d7a7b7a79)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688967002184 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688967002185 2023.07.10 09:00:02)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 8c8f8a82dadb8c99df899fd7d98a8d8a8b8a898ad8)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688967002191 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688967002192 2023.07.10 09:00:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8c8fdf828cdadd9a8889cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688967002198 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688967002199 2023.07.10 09:00:02)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 9c9fcf93cbcbcc8a9b9a8ec3cc9f9a9a9d9a989a98)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688967002205 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967002206 2023.07.10 09:00:02)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9c9fc7939acacb8b9a928ec7c89a9f9b989a959aca)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688967002216 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688967002217 2023.07.10 09:00:02)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code aba9fbfcfcfcf8bda6acb8f0feadaeaca9aefdadad)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688967002224 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688967002225 2023.07.10 09:00:02)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code aba8f0fcacfdfcbcaca8b9f0ffada8acafada2adfd)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4046          1688967002230 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688967002231 2023.07.10 09:00:02)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code bbb8e0efbcedecacb8b9a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 2745          1688967002236 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688967002237 2023.07.10 09:00:02)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code bbb8eaefe8edefa8bfb8a8e1e9bdbabcbbb8b9b8b8)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688967002242 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688967002243 2023.07.10 09:00:02)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code bbb8bdefe0ecebaeefbaa9e1efbdbcbdefbdb2bdbf)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
V 000049 55 1300          1688967018074 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688967018075 2023.07.10 09:00:18)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9f909290c8c9cf899c9fd9c59a999a99cb99c9989d)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
V 000051 55 2540          1688967018083 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688967018084 2023.07.10 09:00:18)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 9f909391c1c8ce899ec9d9c4cd989b999e9998999a)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
V 000050 55 3976          1688967018096 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688967018097 2023.07.10 09:00:18)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code aea1f3f9fef9aebbfdabbdf5fba8afa8a9a8aba8fa)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
V 000050 55 2697          1688967018104 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688967018105 2023.07.10 09:00:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code beb1b6eab8e8efa8babbfde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000052 55 940           1688967018111 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688967018112 2023.07.10 09:00:18)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code beb1b6eaefe9eea8b9b8ace1eebdb8b8bfb8bab8ba)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
V 000051 55 1455          1688967018119 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967018120 2023.07.10 09:00:18)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cec1ce9bce9899d9c8c0dc959ac8cdc9cac8c7c898)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
V 000051 55 1590          1688967018125 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967018126 2023.07.10 09:00:18)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code cec1c49bcd99cfd9c8c0dc94c9c89dc89dc8cbc9cc)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
V 000051 55 1923          1688967018132 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688967018133 2023.07.10 09:00:18)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code ddd3d68f8c8a8ecbd0dace8688dbd8dadfd88bdbdb)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
V 000051 55 1644          1688967018141 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688967018142 2023.07.10 09:00:18)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code ddd2dd8fdc8b8acadadecf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 4046          1688967018147 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688967018148 2023.07.10 09:00:18)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code ddd2dd8fdc8b8acadedfcf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
V 000051 55 2745          1688967018153 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688967018154 2023.07.10 09:00:18)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code ede2e7beb8bbb9fee9eefeb7bfebeceaedeeefeeee)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
V 000051 55 1085          1688967018159 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688967018160 2023.07.10 09:00:18)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code ede2b0beb0babdf8b9ecffb7b9ebeaebb9ebe4ebe9)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
