# Settings for  nangate45 technology to be overriden by project
# Technology Setup
# Technology used is NANGATE 45
technology.Nangate45:
  tarball_dir: "/research/d1/gds/fzliu23/PDK/Nangate45"
# Specify PDK and std cell install directories
  pdk_install_dir: "/research/d1/gds/fzliu23/PDK/Nangate45"
  stdcell_install_dir: "/research/d1/gds/fzliu23/PDK/Nangate45"

# vlsi.core.technology: vlsi.technology.nangate45
vlsi.core.synthesis: hammer.synthesis.genus
vlsi.core.max_threads: 12

# Set some defaults for this technology.
# NOTE: there are no tapcells in nangate45
# NOTE: there is only 1 TT corner
vlsi:
  core:
    technology: hammer.technology.Nangate45
    node: 45 # Technology dimension
  inputs:
    supplies: # Supply voltages
      VDD: "1.1 V"
      GND: "0 V"
    mmmc_corners: [
    # {
    #   "name": "PVT_1P10V_25C",
    #   "type": "setup",
    #   "voltage": "1.10 V",
    #   "temp": "25 C"
    # },
    {
      "name": "PVT_0P95V_125C",
      "type": "setup",
      "voltage": "0.95 V",
      "temp": "125 C"
    },
    {
      "name": "PVT_1P25V_0C",
      "type": "hold",
      "voltage": "1.25 V",
      "temp": "0 C"
    }] # mmmc corners config. 
  technology:
    placement_site: "FreePDK45_38x28_10R_NP_162NW_34O" # Set standard cell LEF placement site

# Generate Make include to aid in flow 
vlsi.core.build_system: make

technology.core:
  stackup: "Nangate45" # This key should exist in the stackups list in the tech json
  std_cell_rail_layer: "metal1" # This should specify the TOPMOST metal layer the 
  # standard cells use for power rails
  # Note that this is not usually stackup specific; 
  # it is based on the std cell libraries themselves
