Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: pll.xcvr_fpll_s10_htile_0: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: pll: "Transforming system: pll"
Info: pll: "Naming system components in system: pll"
Info: pll: "Processing generation queue"
Info: pll: "Generating: pll"
Info: pll: "Generating: pll_altera_xcvr_fpll_s10_htile_181_3xznj3i"
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: pll: Done "pll" with 2 modules, 20 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --synthesis=VERILOG --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: pll.xcvr_fpll_s10_htile_0: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: pll: "Transforming system: pll"
Info: pll: "Naming system components in system: pll"
Info: pll: "Processing generation queue"
Info: pll: "Generating: pll"
Info: pll: "Generating: pll_altera_xcvr_fpll_s10_htile_181_3xznj3i"
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: pll: Done "pll" with 2 modules, 17 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: IP-XACT
