# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_a70e_psr_aclk_0.vhd" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_proc_sys_reset_0_1/sim/axi_wr_proc_sys_reset_0_1.vhd" \

# Do not sort compile order
nosort
