// Seed: 3898129381
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output wire id_9,
    output wand id_10,
    output supply0 id_11,
    input supply1 id_12,
    input uwire id_13,
    output wand id_14,
    input wor id_15,
    input tri0 id_16,
    output wand id_17,
    input tri id_18,
    input tri0 id_19
    , id_24,
    input wire id_20,
    output supply0 id_21,
    output uwire id_22
);
  wire id_25;
  assign id_14 = id_20;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri id_9,
    input wire id_10,
    output tri0 id_11
);
  wire id_13;
  module_0(
      id_0,
      id_5,
      id_1,
      id_3,
      id_11,
      id_9,
      id_7,
      id_10,
      id_10,
      id_9,
      id_1,
      id_1,
      id_6,
      id_8,
      id_9,
      id_7,
      id_7,
      id_9,
      id_7,
      id_2,
      id_6,
      id_1,
      id_3
  );
endmodule
