ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 16, 2019 at 05:18:58 CST
ncverilog
	+access+rwc
	testbench.v
Recompiling... reason: file './testbench.v' is newer than expected.
	expected: Wed Oct 16 05:18:39 2019
	actual:   Wed Oct 16 05:19:05 2019
file: testbench.v
	module worklib.testbench:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testbench:v <0x3d1a7f6e>
			streams:  12, words: 10920
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                46      12
		Primitives:            157       5
		Registers:               6       6
		Scalar wires:           21       -
		Expanded wires:         20       4
		Always blocks:           1       1
		Initial blocks:          6       6
		Pseudo assignments:      6       6
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.testbench:v
Loading snapshot worklib.testbench:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Time=                    0 | op=  x
Time=                   10 | op=  0
Simulation complete via $finish(1) at time 25995 NS + 0
./testbench.v:105 #10 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 16, 2019 at 05:18:58 CST  (total: 00:00:00)
