/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Monday 12/19/16 11:42:34
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -RVREGS -ST fxr_config -W=32 -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/346_Memory_Map_Config.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_CONFIG_SW_DEF
#define DEF_FXR_CONFIG_SW_DEF

#ifndef FXR_CONFIG_CSRS
#define FXR_CONFIG_CSRS							0x000000000000ULL
#endif
#define FXR_NUM_CONTEXTS						192
#define FXR_NUM_PIDS							4096
#define FXR_MAX_CONTEXT							191
#define FXR_TX_CONTEXT_ENTRIES						128
#define FXR_TX_CONTEXT_MAX						127
#define FXR_RX_CONTEXT_ENTRIES						16
#define FXR_RX_CONTEXT_MAX						15
#define FXR_NUM_SL							32
#define FXR_MAX_SL							31
#define FXR_VEN_DEVICE_ID						9936
#define FXR_VENDOR_ID							32902
#define FXR_CLASS_CODE							133120
#define FXR_REVISION_ID							0
#define FXR_SUBSYSTEM_ID						0
#define FXR_SUB_VENDOR_ID						32902
#define FXR_MSIX_TABLE_SIZE						319
#define FXR_MSIX_TABLE_OFFSET						27795456
#define FXR_MSIX_TABLE_BIR						0
#define FXR_MSIX_PBA_OFFSET						27803648
#define FXR_MSIX_PBA_BIR						0
#define FXR_PM_CAPABILITY_PNTR						64
#define FXR_EXP_CAPABILITY_PNTR						112
#define FXR_MSIX_CAPABILITY_PNTR					176
#define FXR_AER_EXT_CAPABILITY_PNTR					256
#define FXR_LTR_EXT_CAPABILITY_PNTR					512
#define FXR_PASID_EXT_CAPABILITY_PNTR					520
#define FXR_ATS_EXT_CAPABILITY_PNTR					528
#define FXR_PRS_EXT_CAPABILITY_PNTR					536
/*
* Table #4 of fxr_top - FXR_CFG_DEVICE_VENDOR_ID
* Device ID and Vendor ID Registers
*/
#define FXR_CFG_DEVICE_VENDOR_ID					(FXR_CONFIG_CSRS + 0x000000000000)
#define FXR_CFG_DEVICE_VENDOR_ID_RESETCSR				0x26D08086ull
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_SHIFT			16
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_MASK				0xFFFFull
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_SMASK			0xFFFF0000ull
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_SHIFT			0
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_MASK				0xFFFFull
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_SMASK			0xFFFFull
/*
* Table #5 of fxr_top - FXR_CFG_STATUS_COMMAND
* Status and Command registers
*/
#define FXR_CFG_STATUS_COMMAND						(FXR_CONFIG_CSRS + 0x000000000004)
#define FXR_CFG_STATUS_COMMAND_RESETCSR					0x00100000ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_SHIFT			31
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_SMASK			0x80000000ull
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_SHIFT			30
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_SMASK			0x40000000ull
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_SHIFT			29
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_SMASK			0x20000000ull
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_SHIFT			28
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_SMASK			0x10000000ull
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_SHIFT			27
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_SMASK			0x8000000ull
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_SHIFT			25
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_MASK			0x3ull
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_SMASK			0x6000000ull
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_SHIFT			24
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_SMASK			0x1000000ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_SHIFT			23
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_SMASK			0x800000ull
#define FXR_CFG_STATUS_COMMAND_RESERVED_22_SHIFT			22
#define FXR_CFG_STATUS_COMMAND_RESERVED_22_MASK				0x1ull
#define FXR_CFG_STATUS_COMMAND_RESERVED_22_SMASK			0x400000ull
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_SHIFT			21
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_SMASK			0x200000ull
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_SHIFT			20
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_SMASK			0x100000ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_SHIFT			19
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_SMASK			0x80000ull
#define FXR_CFG_STATUS_COMMAND_RESERVED_18_11_SHIFT			11
#define FXR_CFG_STATUS_COMMAND_RESERVED_18_11_MASK			0xFFull
#define FXR_CFG_STATUS_COMMAND_RESERVED_18_11_SMASK			0x7F800ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_SHIFT			10
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_SMASK			0x400ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_SHIFT			9
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_SMASK			0x200ull
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_SHIFT			8
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_MASK				0x1ull
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_SMASK			0x100ull
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_SHIFT				7
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_MASK				0x1ull
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_SMASK				0x80ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_SHIFT			6
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_SMASK			0x40ull
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_SHIFT			5
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_SMASK			0x20ull
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_SHIFT			4
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_SMASK			0x10ull
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_SHIFT			3
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_SMASK			0x8ull
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_SHIFT			2
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_SMASK			0x4ull
#define FXR_CFG_STATUS_COMMAND_MEMORY_SPACE_ENA_SHIFT			1
#define FXR_CFG_STATUS_COMMAND_MEMORY_SPACE_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_MEMORY_SPACE_ENA_SMASK			0x2ull
#define FXR_CFG_STATUS_COMMAND_IO_SPACE_ENA_SHIFT			0
#define FXR_CFG_STATUS_COMMAND_IO_SPACE_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_IO_SPACE_ENA_SMASK			0x1ull
/*
* Table #6 of fxr_top - FXR_CFG_CLASS_REVISION
* Class Code and Revision ID registers
*/
#define FXR_CFG_CLASS_REVISION						(FXR_CONFIG_CSRS + 0x000000000008)
#define FXR_CFG_CLASS_REVISION_RESETCSR					0x02080000ull
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_SHIFT				8
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_MASK				0xFFFFFFull
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_SMASK				0xFFFFFF00ull
#define FXR_CFG_CLASS_REVISION_REVISION_ID_SHIFT			0
#define FXR_CFG_CLASS_REVISION_REVISION_ID_MASK				0xFFull
#define FXR_CFG_CLASS_REVISION_REVISION_ID_SMASK			0xFFull
/*
* Table #7 of fxr_top - FXR_CFG_HEADER_CACHELINE
* BIST, Header, Latency Timer, Cache Line Size Configuration Registers. 
* 
*/
#define FXR_CFG_HEADER_CACHELINE					(FXR_CONFIG_CSRS + 0x00000000000C)
#define FXR_CFG_HEADER_CACHELINE_RESETCSR				0x00000000ull
#define FXR_CFG_HEADER_CACHELINE_BIST_SHIFT				24
#define FXR_CFG_HEADER_CACHELINE_BIST_MASK				0xFFull
#define FXR_CFG_HEADER_CACHELINE_BIST_SMASK				0xFF000000ull
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_SHIFT			23
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_MASK			0x1ull
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_SMASK			0x800000ull
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_SHIFT			16
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_MASK			0x7Full
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_SMASK			0x7F0000ull
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_SHIFT			8
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_MASK			0xFFull
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_SMASK			0xFF00ull
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_SHIFT			0
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_MASK			0xFFull
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_SMASK			0xFFull
/*
* Table #8 of fxr_top - FXR_CFG_BAR0_LOWER
* Base Address Register0 Lower.
*/
#define FXR_CFG_BAR0_LOWER						(FXR_CONFIG_CSRS + 0x000000000010)
#define FXR_CFG_BAR0_LOWER_RESETCSR					0x0000000Cull
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_SHIFT				26
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_MASK				0x3Full
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_SMASK				0xFC000000ull
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_RO_SHIFT				4
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_RO_MASK				0x3FFFFFull
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_RO_SMASK				0x3FFFFF0ull
#define FXR_CFG_BAR0_LOWER_PREFETCH_SHIFT				3
#define FXR_CFG_BAR0_LOWER_PREFETCH_MASK				0x1ull
#define FXR_CFG_BAR0_LOWER_PREFETCH_SMASK				0x8ull
#define FXR_CFG_BAR0_LOWER_BAR_TYPE_SHIFT				1
#define FXR_CFG_BAR0_LOWER_BAR_TYPE_MASK				0x3ull
#define FXR_CFG_BAR0_LOWER_BAR_TYPE_SMASK				0x6ull
#define FXR_CFG_BAR0_LOWER_MEM_SPACE_SHIFT				0
#define FXR_CFG_BAR0_LOWER_MEM_SPACE_MASK				0x1ull
#define FXR_CFG_BAR0_LOWER_MEM_SPACE_SMASK				0x1ull
/*
* Table #9 of fxr_top - FXR_CFG_BAR0_UPPER
* Base Address Register0 Upper.
*/
#define FXR_CFG_BAR0_UPPER						(FXR_CONFIG_CSRS + 0x000000000014)
#define FXR_CFG_BAR0_UPPER_RESETCSR					0x00000000ull
#define FXR_CFG_BAR0_UPPER_BASE_ADDR_SHIFT				0
#define FXR_CFG_BAR0_UPPER_BASE_ADDR_MASK				0xFFFFFFFFull
#define FXR_CFG_BAR0_UPPER_BASE_ADDR_SMASK				0xFFFFFFFFull
/*
* Table #10 of fxr_top - FXR_CFG_SUBSYSTEM_VENDOR
* Defines the Subsystem ID and Subsystem Vendor ID. 
*/
#define FXR_CFG_SUBSYSTEM_VENDOR					(FXR_CONFIG_CSRS + 0x00000000002C)
#define FXR_CFG_SUBSYSTEM_VENDOR_RESETCSR				0x00008086ull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_SHIFT			16
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_MASK			0xFFFFull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_SMASK			0xFFFF0000ull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_SHIFT			0
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_MASK			0xFFFFull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_SMASK			0xFFFFull
/*
* Table #11 of fxr_top - FXR_CFG_EXPANSION_ROM
* Expansion ROM base address and size information.
*/
#define FXR_CFG_EXPANSION_ROM						(FXR_CONFIG_CSRS + 0x000000000030)
#define FXR_CFG_EXPANSION_ROM_RESETCSR					0x00000000ull
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_SHIFT				11
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_MASK				0x1FFFFFull
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_SMASK				0xFFFFF800ull
#define FXR_CFG_EXPANSION_ROM_RESERVED_10_1_SHIFT			1
#define FXR_CFG_EXPANSION_ROM_RESERVED_10_1_MASK			0x3FFull
#define FXR_CFG_EXPANSION_ROM_RESERVED_10_1_SMASK			0x7FEull
#define FXR_CFG_EXPANSION_ROM_ENABLE_SHIFT				0
#define FXR_CFG_EXPANSION_ROM_ENABLE_MASK				0x1ull
#define FXR_CFG_EXPANSION_ROM_ENABLE_SMASK				0x1ull
/*
* Table #12 of fxr_top - FXR_CFG_CAPABILITIES
* Pointer to the first Expanded Capabilities structure.
*/
#define FXR_CFG_CAPABILITIES						(FXR_CONFIG_CSRS + 0x000000000034)
#define FXR_CFG_CAPABILITIES_RESETCSR					0x00000040ull
#define FXR_CFG_CAPABILITIES_RESERVED_31_8_SHIFT			8
#define FXR_CFG_CAPABILITIES_RESERVED_31_8_MASK				0xFFFFFFull
#define FXR_CFG_CAPABILITIES_RESERVED_31_8_SMASK			0xFFFFFF00ull
#define FXR_CFG_CAPABILITIES_POINTER_SHIFT				0
#define FXR_CFG_CAPABILITIES_POINTER_MASK				0xFFull
#define FXR_CFG_CAPABILITIES_POINTER_SMASK				0xFFull
/*
* Table #13 of fxr_top - FXR_CFG_INTERRUPT
* Interrupt Line and Pin configuration.
*/
#define FXR_CFG_INTERRUPT						(FXR_CONFIG_CSRS + 0x00000000003C)
#define FXR_CFG_INTERRUPT_RESETCSR					0x000001FFull
#define FXR_CFG_INTERRUPT_RESERVED_31_11_SHIFT				11
#define FXR_CFG_INTERRUPT_RESERVED_31_11_MASK				0x1FFFFFull
#define FXR_CFG_INTERRUPT_RESERVED_31_11_SMASK				0xFFFFF800ull
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_SHIFT				8
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_MASK				0x7ull
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_SMASK				0x700ull
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_SHIFT				0
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_MASK				0xFFull
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_SMASK				0xFFull
/*
* Table #14 of fxr_top - FXR_CFG_PM_CAPABILITIES
* Power Management Capabilities Register.
*/
#define FXR_CFG_PM_CAPABILITIES						(FXR_CONFIG_CSRS + 0x000000000040)
#define FXR_CFG_PM_CAPABILITIES_RESETCSR				0x00037001ull
#define FXR_CFG_PM_CAPABILITIES_D3COLDPM_MSG_SHIFT			31
#define FXR_CFG_PM_CAPABILITIES_D3COLDPM_MSG_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_D3COLDPM_MSG_SMASK			0x80000000ull
#define FXR_CFG_PM_CAPABILITIES_D3HOTPM_MSG_SHIFT			30
#define FXR_CFG_PM_CAPABILITIES_D3HOTPM_MSG_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_D3HOTPM_MSG_SMASK			0x40000000ull
#define FXR_CFG_PM_CAPABILITIES_D2PM_MSG_SHIFT				29
#define FXR_CFG_PM_CAPABILITIES_D2PM_MSG_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D2PM_MSG_SMASK				0x20000000ull
#define FXR_CFG_PM_CAPABILITIES_D1PM_MSG_SHIFT				28
#define FXR_CFG_PM_CAPABILITIES_D1PM_MSG_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D1PM_MSG_SMASK				0x10000000ull
#define FXR_CFG_PM_CAPABILITIES_D0PM_MSG_SHIFT				27
#define FXR_CFG_PM_CAPABILITIES_D0PM_MSG_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D0PM_MSG_SMASK				0x8000000ull
#define FXR_CFG_PM_CAPABILITIES_D2SUP_SHIFT				26
#define FXR_CFG_PM_CAPABILITIES_D2SUP_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D2SUP_SMASK				0x4000000ull
#define FXR_CFG_PM_CAPABILITIES_D1SUP_SHIFT				25
#define FXR_CFG_PM_CAPABILITIES_D1SUP_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D1SUP_SMASK				0x2000000ull
#define FXR_CFG_PM_CAPABILITIES_AUX_CURRENT_SHIFT			22
#define FXR_CFG_PM_CAPABILITIES_AUX_CURRENT_MASK			0x7ull
#define FXR_CFG_PM_CAPABILITIES_AUX_CURRENT_SMASK			0x1C00000ull
#define FXR_CFG_PM_CAPABILITIES_DEV_SPEC_INIT_SHIFT			21
#define FXR_CFG_PM_CAPABILITIES_DEV_SPEC_INIT_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_DEV_SPEC_INIT_SMASK			0x200000ull
#define FXR_CFG_PM_CAPABILITIES_RESERVED_20_19_SHIFT			19
#define FXR_CFG_PM_CAPABILITIES_RESERVED_20_19_MASK			0x3ull
#define FXR_CFG_PM_CAPABILITIES_RESERVED_20_19_SMASK			0x180000ull
#define FXR_CFG_PM_CAPABILITIES_PM_VERSION_SHIFT			16
#define FXR_CFG_PM_CAPABILITIES_PM_VERSION_MASK				0x7ull
#define FXR_CFG_PM_CAPABILITIES_PM_VERSION_SMASK			0x70000ull
#define FXR_CFG_PM_CAPABILITIES_NXT_PTR_SHIFT				8
#define FXR_CFG_PM_CAPABILITIES_NXT_PTR_MASK				0xFFull
#define FXR_CFG_PM_CAPABILITIES_NXT_PTR_SMASK				0xFF00ull
#define FXR_CFG_PM_CAPABILITIES_CAP_ID_SHIFT				0
#define FXR_CFG_PM_CAPABILITIES_CAP_ID_MASK				0xFFull
#define FXR_CFG_PM_CAPABILITIES_CAP_ID_SMASK				0xFFull
/*
* Table #15 of fxr_top - FXR_CFG_PM_STATUS_CTL
* Power Management Status and Control Register. 
*/
#define FXR_CFG_PM_STATUS_CTL						(FXR_CONFIG_CSRS + 0x000000000044)
#define FXR_CFG_PM_STATUS_CTL_RESETCSR					0x00000008ull
#define FXR_CFG_PM_STATUS_CTL_DATA_INFO_SHIFT				24
#define FXR_CFG_PM_STATUS_CTL_DATA_INFO_MASK				0xFFull
#define FXR_CFG_PM_STATUS_CTL_DATA_INFO_SMASK				0xFF000000ull
#define FXR_CFG_PM_STATUS_CTL_PWR_CLK_CTL_SHIFT				23
#define FXR_CFG_PM_STATUS_CTL_PWR_CLK_CTL_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_PWR_CLK_CTL_SMASK				0x800000ull
#define FXR_CFG_PM_STATUS_CTL_B2B3_SUPPORT_SHIFT			22
#define FXR_CFG_PM_STATUS_CTL_B2B3_SUPPORT_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_B2B3_SUPPORT_SMASK			0x400000ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_21_16_SHIFT			16
#define FXR_CFG_PM_STATUS_CTL_RESERVED_21_16_MASK			0x3Full
#define FXR_CFG_PM_STATUS_CTL_RESERVED_21_16_SMASK			0x3F0000ull
#define FXR_CFG_PM_STATUS_CTL_PME_STATUS_SHIFT				15
#define FXR_CFG_PM_STATUS_CTL_PME_STATUS_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_PME_STATUS_SMASK				0x8000ull
#define FXR_CFG_PM_STATUS_CTL_DATA_SCALE_SHIFT				13
#define FXR_CFG_PM_STATUS_CTL_DATA_SCALE_MASK				0x3ull
#define FXR_CFG_PM_STATUS_CTL_DATA_SCALE_SMASK				0x6000ull
#define FXR_CFG_PM_STATUS_CTL_DATA_SELECT_SHIFT				9
#define FXR_CFG_PM_STATUS_CTL_DATA_SELECT_MASK				0xFull
#define FXR_CFG_PM_STATUS_CTL_DATA_SELECT_SMASK				0x1E00ull
#define FXR_CFG_PM_STATUS_CTL_PME_ENABLE_SHIFT				8
#define FXR_CFG_PM_STATUS_CTL_PME_ENABLE_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_PME_ENABLE_SMASK				0x100ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_7_4_SHIFT			4
#define FXR_CFG_PM_STATUS_CTL_RESERVED_7_4_MASK				0xFull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_7_4_SMASK			0xF0ull
#define FXR_CFG_PM_STATUS_CTL_NO_SOFT_RST_SHIFT				3
#define FXR_CFG_PM_STATUS_CTL_NO_SOFT_RST_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_NO_SOFT_RST_SMASK				0x8ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_2_SHIFT				2
#define FXR_CFG_PM_STATUS_CTL_RESERVED_2_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_2_SMASK				0x4ull
#define FXR_CFG_PM_STATUS_CTL_POWER_STATE_SHIFT				0
#define FXR_CFG_PM_STATUS_CTL_POWER_STATE_MASK				0x3ull
#define FXR_CFG_PM_STATUS_CTL_POWER_STATE_SMASK				0x3ull
/*
* Table #16 of fxr_top - FXR_CFG_EXP_CAPABILITIES
* PCI Express Capabilities Register.
*/
#define FXR_CFG_EXP_CAPABILITIES					(FXR_CONFIG_CSRS + 0x000000000070)
#define FXR_CFG_EXP_CAPABILITIES_RESETCSR				0x0092B010ull
#define FXR_CFG_EXP_CAPABILITIES_RESERVED_31_30_SHIFT			30
#define FXR_CFG_EXP_CAPABILITIES_RESERVED_31_30_MASK			0x3ull
#define FXR_CFG_EXP_CAPABILITIES_RESERVED_31_30_SMASK			0xC0000000ull
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_SHIFT			25
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_MASK			0x1Full
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_SMASK			0x3E000000ull
#define FXR_CFG_EXP_CAPABILITIES_SLOT_SHIFT				24
#define FXR_CFG_EXP_CAPABILITIES_SLOT_MASK				0x1ull
#define FXR_CFG_EXP_CAPABILITIES_SLOT_SMASK				0x1000000ull
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_SHIFT			20
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_MASK			0xFull
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_SMASK			0xF00000ull
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_SHIFT			16
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_MASK			0xFull
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_SHIFT				8
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_MASK				0xFFull
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_SMASK				0xFF00ull
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_SHIFT				0
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_MASK				0xFFull
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_SMASK				0xFFull
/*
* Table #17 of fxr_top - FXR_CFG_DEVICE_CAPABILITIES
* Device Capabilities Register.
*/
#define FXR_CFG_DEVICE_CAPABILITIES					(FXR_CONFIG_CSRS + 0x000000000074)
#define FXR_CFG_DEVICE_CAPABILITIES_RESETCSR				0x100080A2ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_31_29_SHIFT		29
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_31_29_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_SHIFT		28
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_SMASK		0x10000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_SHIFT		26
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_SMASK		0xC000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_SHIFT		18
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_MASK			0xFFull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_SMASK		0x3FC0000ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_17_16_SHIFT		16
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_17_16_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_17_16_SMASK		0x30000ull
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_SHIFT			15
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_SMASK			0x8000ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_14_12_SHIFT		12
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_14_12_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_14_12_SMASK		0x7000ull
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_SHIFT			9
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_SMASK			0xE00ull
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_SHIFT			6
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_SMASK			0x1C0ull
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_SHIFT			5
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_SMASK			0x20ull
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_SHIFT			3
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_SMASK			0x18ull
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_SHIFT			0
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_SMASK			0x7ull
/*
* Table #18 of fxr_top - FXR_CFG_DEVICE_STAT_CTL
* 
*/
#define FXR_CFG_DEVICE_STAT_CTL						(FXR_CONFIG_CSRS + 0x000000000078)
#define FXR_CFG_DEVICE_STAT_CTL_RESETCSR				0x00000910ull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_31_22_SHIFT			22
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_31_22_MASK			0x3FFull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_31_22_SMASK			0xFFC00000ull
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_SHIFT			21
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_SMASK			0x200000ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_SHIFT				20
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_MASK				0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_SMASK				0x100000ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_SHIFT			19
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_SMASK			0x80000ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_SHIFT			18
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_SMASK			0x40000ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_SHIFT			17
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_SMASK			0x20000ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECTABLE_ERROR_SHIFT			16
#define FXR_CFG_DEVICE_STAT_CTL_CORRECTABLE_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECTABLE_ERROR_SMASK			0x10000ull
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_SHIFT			15
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_SMASK			0x8000ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_SHIFT				12
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_MASK				0x7ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_SMASK				0x7000ull
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_SHIFT			11
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_SMASK			0x800ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_SHIFT			10
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_SMASK			0x400ull
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_SHIFT			9
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_SMASK			0x200ull
#define FXR_CFG_DEVICE_STAT_CTL_EXTENDED_TAG_ENA_SHIFT			8
#define FXR_CFG_DEVICE_STAT_CTL_EXTENDED_TAG_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_EXTENDED_TAG_ENA_SMASK			0x100ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_SHIFT			5
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_MASK			0x7ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_SMASK			0xE0ull
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_SHIFT			4
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_SMASK			0x10ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_SHIFT			3
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_SMASK			0x8ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_SHIFT			2
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_SMASK			0x4ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_SHIFT		1
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_SMASK		0x2ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_SHIFT			0
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_SMASK			0x1ull
/*
* Table #19 of fxr_top - FXR_CFG_DEVICE_CAPABILITIES2
* 
*/
#define FXR_CFG_DEVICE_CAPABILITIES2					(FXR_CONFIG_CSRS + 0x000000000094)
#define FXR_CFG_DEVICE_CAPABILITIES2_RESETCSR				0x0000081Full
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_31_24_SHIFT		24
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_31_24_MASK		0xFFull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_31_24_SMASK		0xFF000000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_MAX_2E2_PREFIX_SHIFT		22
#define FXR_CFG_DEVICE_CAPABILITIES2_MAX_2E2_PREFIX_MASK		0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES2_MAX_2E2_PREFIX_SMASK		0xC00000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_E2E_TLP_PREFIX_SUP_SHIFT		21
#define FXR_CFG_DEVICE_CAPABILITIES2_E2E_TLP_PREFIX_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_E2E_TLP_PREFIX_SUP_SMASK		0x200000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_EXT_FMT_FIELD_SUP_SHIFT		20
#define FXR_CFG_DEVICE_CAPABILITIES2_EXT_FMT_FIELD_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_EXT_FMT_FIELD_SUP_SMASK		0x100000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_OBFF_SUP_SHIFT			18
#define FXR_CFG_DEVICE_CAPABILITIES2_OBFF_SUP_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES2_OBFF_SUP_SMASK			0xC0000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_17_14_SHIFT		14
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_17_14_MASK		0xFull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_17_14_SMASK		0x3C000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP_SHIFT			12
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP_SMASK			0x3000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_LTR_MECH_SUP_SHIFT			11
#define FXR_CFG_DEVICE_CAPABILITIES2_LTR_MECH_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_LTR_MECH_SUP_SMASK			0x800ull
#define FXR_CFG_DEVICE_CAPABILITIES2_NO_RO_PRPR_PASS_SHIFT		10
#define FXR_CFG_DEVICE_CAPABILITIES2_NO_RO_PRPR_PASS_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_NO_RO_PRPR_PASS_SMASK		0x400ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CAS128_SUP_SHIFT			9
#define FXR_CFG_DEVICE_CAPABILITIES2_CAS128_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CAS128_SUP_SMASK			0x200ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC64_SUP_SHIFT			8
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC64_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC64_SUP_SMASK			0x100ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC32_SUP_SHIFT			7
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC32_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC32_SUP_SMASK			0x80ull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_6_SHIFT			6
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_6_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_6_SMASK			0x40ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ARI_FORWARD_SUP_SHIFT		5
#define FXR_CFG_DEVICE_CAPABILITIES2_ARI_FORWARD_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ARI_FORWARD_SUP_SMASK		0x20ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_DIS_SUP_SHIFT		4
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_DIS_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_DIS_SUP_SMASK		0x10ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_RANGES_SHIFT		0
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_RANGES_MASK		0xFull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_RANGES_SMASK		0xFull
/*
* Table #20 of fxr_top - FXR_CFG_DEVICE_STAT_CTL2
* 
*/
#define FXR_CFG_DEVICE_STAT_CTL2					(FXR_CONFIG_CSRS + 0x000000000098)
#define FXR_CFG_DEVICE_STAT_CTL2_RESETCSR				0x00000000ull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_31_16_SHIFT			16
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_DEVICE_STAT_CTL2_E2E_PREFIX_BLOCK_SHIFT			15
#define FXR_CFG_DEVICE_STAT_CTL2_E2E_PREFIX_BLOCK_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_E2E_PREFIX_BLOCK_SMASK			0x8000ull
#define FXR_CFG_DEVICE_STAT_CTL2_OBFF_EN_SHIFT				13
#define FXR_CFG_DEVICE_STAT_CTL2_OBFF_EN_MASK				0x3ull
#define FXR_CFG_DEVICE_STAT_CTL2_OBFF_EN_SMASK				0x6000ull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_12_11_SHIFT			11
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_12_11_MASK			0x3ull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_12_11_SMASK			0x1800ull
#define FXR_CFG_DEVICE_STAT_CTL2_LTR_MECH_EN_SHIFT			10
#define FXR_CFG_DEVICE_STAT_CTL2_LTR_MECH_EN_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_LTR_MECH_EN_SMASK			0x400ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_CMP_EN_SHIFT			9
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_CMP_EN_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_CMP_EN_SMASK			0x200ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_REQ_ENA_SHIFT			8
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_REQ_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_REQ_ENA_SMASK			0x100ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_EGR_BLOCK_SHIFT			7
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_EGR_BLOCK_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_EGR_BLOCK_SMASK			0x80ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_REQ_BLOCK_SHIFT			6
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_REQ_BLOCK_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_REQ_BLOCK_SMASK			0x40ull
#define FXR_CFG_DEVICE_STAT_CTL2_ARI_FORWARD_ENA_SHIFT			5
#define FXR_CFG_DEVICE_STAT_CTL2_ARI_FORWARD_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_ARI_FORWARD_ENA_SMASK			0x20ull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_DIS_SHIFT			4
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_DIS_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_DIS_SMASK			0x10ull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_VALUE_SHIFT		0
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_VALUE_MASK			0xFull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_VALUE_SMASK		0xFull
/*
* Table #21 of fxr_top - FXR_CFG_MSIX_CONTROL
* MSI-X Control Register.
*/
#define FXR_CFG_MSIX_CONTROL						(FXR_CONFIG_CSRS + 0x0000000000B0)
#define FXR_CFG_MSIX_CONTROL_RESETCSR					0x013F0011ull
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_SHIFT				31
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_MASK				0x1ull
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_SMASK				0x80000000ull
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_SHIFT			30
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_MASK				0x1ull
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_SMASK			0x40000000ull
#define FXR_CFG_MSIX_CONTROL_RESERVED_29_27_SHIFT			27
#define FXR_CFG_MSIX_CONTROL_RESERVED_29_27_MASK			0x7ull
#define FXR_CFG_MSIX_CONTROL_RESERVED_29_27_SMASK			0x38000000ull
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_SHIFT				16
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_MASK				0x7FFull
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_SMASK				0x7FF0000ull
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_SHIFT				8
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_MASK				0xFFull
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_SMASK				0xFF00ull
#define FXR_CFG_MSIX_CONTROL_CAP_ID_SHIFT				0
#define FXR_CFG_MSIX_CONTROL_CAP_ID_MASK				0xFFull
#define FXR_CFG_MSIX_CONTROL_CAP_ID_SMASK				0xFFull
/*
* Table #22 of fxr_top - FXR_CFG_MSIX_TABLE_OFFSET
* MSI-X Table Offset Register.
*/
#define FXR_CFG_MSIX_TABLE_OFFSET					(FXR_CONFIG_CSRS + 0x0000000000B4)
#define FXR_CFG_MSIX_TABLE_OFFSET_RESETCSR				0x01A82000ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_SHIFT			3
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_MASK			0x1FFFFFFFull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_SMASK			0xFFFFFFF8ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_SHIFT			0
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_MASK			0x7ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_SMASK			0x7ull
/*
* Table #23 of fxr_top - FXR_CFG_MSIX_PBA_OFFSET
* MSI-X PBA Offset Register.
*/
#define FXR_CFG_MSIX_PBA_OFFSET						(FXR_CONFIG_CSRS + 0x0000000000B8)
#define FXR_CFG_MSIX_PBA_OFFSET_RESETCSR				0x01A84000ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_SHIFT			3
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_MASK				0x1FFFFFFFull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_SMASK			0xFFFFFFF8ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_SHIFT				0
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_MASK				0x7ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_SMASK				0x7ull
/*
* Table #24 of fxr_top - FXR_CFG_VTDBAR0
* VT-d Base address enable and Base Address bits [31:12].
*/
#define FXR_CFG_VTDBAR0							(FXR_CONFIG_CSRS + 0x0000000000F0)
#define FXR_CFG_VTDBAR0_RESETCSR					0x11000000ull
#define FXR_CFG_VTDBAR0_VTD_BASE_ADDR_SHIFT				12
#define FXR_CFG_VTDBAR0_VTD_BASE_ADDR_MASK				0xFFFFFull
#define FXR_CFG_VTDBAR0_VTD_BASE_ADDR_SMASK				0xFFFFF000ull
#define FXR_CFG_VTDBAR0_RESERVED_11_1_SHIFT				1
#define FXR_CFG_VTDBAR0_RESERVED_11_1_MASK				0x7FFull
#define FXR_CFG_VTDBAR0_RESERVED_11_1_SMASK				0xFFEull
#define FXR_CFG_VTDBAR0_VTD_BASE_ADDR_EN_SHIFT				0
#define FXR_CFG_VTDBAR0_VTD_BASE_ADDR_EN_MASK				0x1ull
#define FXR_CFG_VTDBAR0_VTD_BASE_ADDR_EN_SMASK				0x1ull
/*
* Table #25 of fxr_top - FXR_CFG_VTDBAR1
* VT-d Base Address[63:32].
*/
#define FXR_CFG_VTDBAR1							(FXR_CONFIG_CSRS + 0x0000000000F4)
#define FXR_CFG_VTDBAR1_RESETCSR					0x00000000ull
#define FXR_CFG_VTDBAR1_VTD_BASE_ADDR_SHIFT				0
#define FXR_CFG_VTDBAR1_VTD_BASE_ADDR_MASK				0xFFFFFFFFull
#define FXR_CFG_VTDBAR1_VTD_BASE_ADDR_SMASK				0xFFFFFFFFull
/*
* Table #26 of fxr_top - FXR_CFG_AER_EXT_CAPABILITY
* AER Capability Register.
*/
#define FXR_CFG_AER_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000100)
#define FXR_CFG_AER_EXT_CAPABILITY_RESETCSR				0x20020001ull
#define FXR_CFG_AER_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT		20
#define FXR_CFG_AER_EXT_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_AER_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK		0xFFF00000ull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #27 of fxr_top - FXR_CFG_AER_UNCOR_ERR_STATUS
* IOSF-P Uncorrectable Error Status Register. An individual error status bit 
* that is Set indicates that a particular error was detected; software may clear 
* an error status by writing a 1b to the respective bit. Note that most of the 
* errors described below are dual reported in the #%%#PCIM Error Status#%%# 
* register as noted by cross reference notations in the Definition column. See 
* #%%#Section 5.2.10.3, 'PCI Error Support'#%%# for details.
*/
#define FXR_CFG_AER_UNCOR_ERR_STATUS					(FXR_CONFIG_CSRS + 0x000000000104)
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_31_26_SHIFT		26
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_31_26_MASK		0x3Full
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_31_26_SMASK		0xFC000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_TLP_PREFIX_BLK_ERR_SHIFT		25
#define FXR_CFG_AER_UNCOR_ERR_STATUS_TLP_PREFIX_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_TLP_PREFIX_BLK_ERR_SMASK		0x2000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ATOMIC_EGR_BLK_ERR_SHIFT		24
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ATOMIC_EGR_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ATOMIC_EGR_BLK_ERR_SMASK		0x1000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MC_BLK_TLP_ERR_SHIFT		23
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MC_BLK_TLP_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MC_BLK_TLP_ERR_SMASK		0x800000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNCORR_INT_ERR_SHIFT		22
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNCORR_INT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNCORR_INT_ERR_SMASK		0x400000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ACS_VIOLATION_ERR_SHIFT		21
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ACS_VIOLATION_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ACS_VIOLATION_ERR_SMASK		0x200000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNSUP_REQ_ERR_SHIFT		20
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNSUP_REQ_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNSUP_REQ_ERR_SMASK		0x100000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ECRC_ERR_SHIFT			19
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ECRC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ECRC_ERR_SMASK			0x80000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MAL_TLP_ERR_SHIFT			18
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MAL_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MAL_TLP_ERR_SMASK			0x40000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RCV_OVERFLW_ERR_SHIFT		17
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RCV_OVERFLW_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RCV_OVERFLW_ERR_SMASK		0x20000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNEXP_CPL_ERR_SHIFT		16
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNEXP_CPL_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNEXP_CPL_ERR_SMASK		0x10000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_ABORT_ERR_SHIFT		15
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_ABORT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_ABORT_ERR_SMASK		0x8000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_TIMEOUT_ERR_SHIFT		14
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_TIMEOUT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_TIMEOUT_ERR_SMASK		0x4000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_FC_ERR_SHIFT			13
#define FXR_CFG_AER_UNCOR_ERR_STATUS_FC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_FC_ERR_SMASK			0x2000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_POISON_TLP_ERR_SHIFT		12
#define FXR_CFG_AER_UNCOR_ERR_STATUS_POISON_TLP_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_POISON_TLP_ERR_SMASK		0x1000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_11_6_SHIFT		6
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_11_6_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_11_6_SMASK		0xFC0ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_SURP_DOWN_ERR_SHIFT		5
#define FXR_CFG_AER_UNCOR_ERR_STATUS_SURP_DOWN_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_SURP_DOWN_ERR_SMASK		0x20ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_DLLP_ERR_SHIFT			4
#define FXR_CFG_AER_UNCOR_ERR_STATUS_DLLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_DLLP_ERR_SMASK			0x10ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_3_0_SHIFT			0
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_3_0_MASK			0xFull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_3_0_SMASK			0xFull
/*
* Table #28 of fxr_top - FXR_CFG_AER_UNCOR_ERR_MASK
* IOSF-P Uncorrectable Error Mask Register. A masked error (respective bit Set 
* in the mask register) is not recorded or reported in the Header Log register, 
* does not update the First Error Pointer, and is not reported to the PCI 
* Express Root Complex. 
*/
#define FXR_CFG_AER_UNCOR_ERR_MASK					(FXR_CONFIG_CSRS + 0x000000000108)
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESETCSR				0x00000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_31_26_SHIFT			26
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_31_26_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_31_26_SMASK			0xFC000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_TLP_PREFIX_BLK_ERR_SHIFT		25
#define FXR_CFG_AER_UNCOR_ERR_MASK_TLP_PREFIX_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_TLP_PREFIX_BLK_ERR_SMASK		0x2000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ATOMIC_EGR_BLK_ERR_SHIFT		24
#define FXR_CFG_AER_UNCOR_ERR_MASK_ATOMIC_EGR_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ATOMIC_EGR_BLK_ERR_SMASK		0x1000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_MC_BLK_TLP_ERR_SHIFT			23
#define FXR_CFG_AER_UNCOR_ERR_MASK_MC_BLK_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_MC_BLK_TLP_ERR_SMASK			0x800000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNCORR_INT_ERR_SHIFT			22
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNCORR_INT_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNCORR_INT_ERR_SMASK			0x400000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ACS_VIOLATION_ERR_SHIFT		21
#define FXR_CFG_AER_UNCOR_ERR_MASK_ACS_VIOLATION_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ACS_VIOLATION_ERR_SMASK		0x200000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNSUP_REQ_ERR_SHIFT			20
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNSUP_REQ_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNSUP_REQ_ERR_SMASK			0x100000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ECRC_ERR_SHIFT			19
#define FXR_CFG_AER_UNCOR_ERR_MASK_ECRC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ECRC_ERR_SMASK			0x80000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_MAL_TLP_ERR_SHIFT			18
#define FXR_CFG_AER_UNCOR_ERR_MASK_MAL_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_MAL_TLP_ERR_SMASK			0x40000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RCV_OVERFLW_ERR_SHIFT		17
#define FXR_CFG_AER_UNCOR_ERR_MASK_RCV_OVERFLW_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RCV_OVERFLW_ERR_SMASK		0x20000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNEXP_CPL_ERR_SHIFT			16
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNEXP_CPL_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNEXP_CPL_ERR_SMASK			0x10000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_ABORT_ERR_SHIFT			15
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_ABORT_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_ABORT_ERR_SMASK			0x8000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_TIMEOUT_ERR_SHIFT		14
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_TIMEOUT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_TIMEOUT_ERR_SMASK		0x4000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_FC_ERR_SHIFT				13
#define FXR_CFG_AER_UNCOR_ERR_MASK_FC_ERR_MASK				0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_FC_ERR_SMASK				0x2000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_POISON_TLP_ERR_SHIFT			12
#define FXR_CFG_AER_UNCOR_ERR_MASK_POISON_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_POISON_TLP_ERR_SMASK			0x1000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_11_6_SHIFT			6
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_11_6_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_11_6_SMASK			0xFC0ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_SURP_DOWN_ERR_SHIFT			5
#define FXR_CFG_AER_UNCOR_ERR_MASK_SURP_DOWN_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_SURP_DOWN_ERR_SMASK			0x20ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_DLLP_ERR_SHIFT			4
#define FXR_CFG_AER_UNCOR_ERR_MASK_DLLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_DLLP_ERR_SMASK			0x10ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_3_0_SHIFT			0
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_3_0_MASK			0xFull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_3_0_SMASK			0xFull
/*
* Table #29 of fxr_top - FXR_CFG_AER_UNCOR_ERR_SEVRTY
* IOSF-P Uncorrectable Error Severity Register controls whether an individual 
* error is reported as a Nonfatal or Fatal error. An error is reported as fatal 
* when the corresponding error bit in the severity register is Set. If the bit 
* is Clear, the corresponding error is considered non-fatal.
*/
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY					(FXR_CONFIG_CSRS + 0x00000000010C)
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESETCSR				0x00440000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_31_26_SHIFT		26
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_31_26_MASK		0x3Full
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_31_26_SMASK		0xFC000000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_TLP_PREFIX_BLK_ERR_SHIFT		25
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_TLP_PREFIX_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_TLP_PREFIX_BLK_ERR_SMASK		0x2000000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ATOMIC_EGR_BLK_ERR_SHIFT		24
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ATOMIC_EGR_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ATOMIC_EGR_BLK_ERR_SMASK		0x1000000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MC_BLK_TLP_ERR_SHIFT		23
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MC_BLK_TLP_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MC_BLK_TLP_ERR_SMASK		0x800000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNCORR_INT_ERR_SHIFT		22
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNCORR_INT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNCORR_INT_ERR_SMASK		0x400000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ACS_VIOLATION_ERR_SHIFT		21
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ACS_VIOLATION_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ACS_VIOLATION_ERR_SMASK		0x200000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNSUP_REQ_ERR_SHIFT		20
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNSUP_REQ_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNSUP_REQ_ERR_SMASK		0x100000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ECRC_ERR_SHIFT			19
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ECRC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ECRC_ERR_SMASK			0x80000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MAL_TLP_ERR_SHIFT			18
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MAL_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MAL_TLP_ERR_SMASK			0x40000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RCV_OVERFLW_ERR_SHIFT		17
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RCV_OVERFLW_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RCV_OVERFLW_ERR_SMASK		0x20000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNEXP_CPL_ERR_SHIFT		16
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNEXP_CPL_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNEXP_CPL_ERR_SMASK		0x10000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_ABORT_ERR_SHIFT		15
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_ABORT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_ABORT_ERR_SMASK		0x8000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_TIMEOUT_ERR_SHIFT		14
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_TIMEOUT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_TIMEOUT_ERR_SMASK		0x4000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_FC_ERR_SHIFT			13
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_FC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_FC_ERR_SMASK			0x2000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_POISON_TLP_ERR_SHIFT		12
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_POISON_TLP_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_POISON_TLP_ERR_SMASK		0x1000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_11_6_SHIFT		6
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_11_6_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_11_6_SMASK		0xFC0ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_SURP_DOWN_ERR_SHIFT		5
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_SURP_DOWN_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_SURP_DOWN_ERR_SMASK		0x20ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_DLLP_ERR_SHIFT			4
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_DLLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_DLLP_ERR_SMASK			0x10ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_3_0_SHIFT			0
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_3_0_MASK			0xFull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_3_0_SMASK			0xFull
/*
* Table #30 of fxr_top - FXR_CFG_AER_CORR_ERR_STATUS
* IOSF-P Correctable Error Status Register. When an individual error status bit 
* is Set, it indicates that a particular error occurred; software may clear an 
* error status by writing a 1b to the respective bit. Note that most of the 
* errors described below are dual reported in the #%%#PCIM Error Status#%%# 
* register as noted by cross reference notations in the Definition column. See 
* #%%#Section 5.2.10.3, 'PCI Error Support'#%%# for details
*/
#define FXR_CFG_AER_CORR_ERR_STATUS					(FXR_CONFIG_CSRS + 0x000000000110)
#define FXR_CFG_AER_CORR_ERR_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_31_16_SHIFT		16
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_31_16_SMASK		0xFFFF0000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_15_SHIFT			15
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_15_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_CORR_INT_ERR_SHIFT			14
#define FXR_CFG_AER_CORR_ERR_STATUS_CORR_INT_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_CORR_INT_ERR_SMASK			0x4000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_ADVISORY_NONFATAL_ERR_SHIFT		13
#define FXR_CFG_AER_CORR_ERR_STATUS_ADVISORY_NONFATAL_ERR_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_ADVISORY_NONFATAL_ERR_SMASK		0x2000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_12_SHIFT			12
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_12_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_12_SMASK			0x1000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_11_9_SHIFT			9
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_11_9_MASK			0x7ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_11_9_SMASK			0xE00ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_8_SHIFT			8
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_8_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_8_SMASK			0x100ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_7_SHIFT			7
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_7_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_TLP_ERR_SHIFT			6
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_TLP_ERR_SMASK			0x40ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_5_1_SHIFT			1
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_5_1_MASK			0x1Full
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_5_1_SMASK			0x3Eull
#define FXR_CFG_AER_CORR_ERR_STATUS_RCV_ERR_SHIFT			0
#define FXR_CFG_AER_CORR_ERR_STATUS_RCV_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RCV_ERR_SMASK			0x1ull
/*
* Table #31 of fxr_top - FXR_CFG_AER_CORR_ERR_MASK
* IOSF-P Correctable Error Mask Register controls reporting of individual 
* correctable errors by this Function to the PCI Express Root Complex via a PCI 
* Express error Message. A masked error (respective bit Set in the mask 
* register) is not reported to the PCI Express Root Complex.
*/
#define FXR_CFG_AER_CORR_ERR_MASK					(FXR_CONFIG_CSRS + 0x000000000114)
#define FXR_CFG_AER_CORR_ERR_MASK_RESETCSR				0x00002000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_31_16_SHIFT			16
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_15_SHIFT			15
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_15_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_AER_CORR_ERR_MASK_CORR_INT_ERR_SHIFT			14
#define FXR_CFG_AER_CORR_ERR_MASK_CORR_INT_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_CORR_INT_ERR_SMASK			0x4000ull
#define FXR_CFG_AER_CORR_ERR_MASK_ADVISORY_NONFATAL_ERR_SHIFT		13
#define FXR_CFG_AER_CORR_ERR_MASK_ADVISORY_NONFATAL_ERR_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_ADVISORY_NONFATAL_ERR_SMASK		0x2000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_12_SHIFT			12
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_12_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_12_SMASK			0x1000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_11_9_SHIFT			9
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_11_9_MASK			0x7ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_11_9_SMASK			0xE00ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_8_SHIFT			8
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_8_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_8_SMASK			0x100ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_7_SHIFT			7
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_7_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_TLP_ERR_SHIFT			6
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_TLP_ERR_SMASK			0x40ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_5_1_SHIFT			1
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_5_1_MASK			0x1Full
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_5_1_SMASK			0x3Eull
#define FXR_CFG_AER_CORR_ERR_MASK_RCV_ERR_SHIFT				0
#define FXR_CFG_AER_CORR_ERR_MASK_RCV_ERR_MASK				0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RCV_ERR_SMASK				0x1ull
/*
* Table #32 of fxr_top - FXR_CFG_AER_ADV_CAP_CTL
* IOSF-P Advanced Capabilities and Control Register.
*/
#define FXR_CFG_AER_ADV_CAP_CTL						(FXR_CONFIG_CSRS + 0x000000000118)
#define FXR_CFG_AER_ADV_CAP_CTL_RESETCSR				0x00001000ull
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_31_13_SHIFT			13
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_31_13_MASK			0x7FFFFull
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_31_13_SMASK			0xFFFFE000ull
#define FXR_CFG_AER_ADV_CAP_CTL_CMPL_TIMEOUT_HDR_LOG_CAPABLE_SHIFT	12
#define FXR_CFG_AER_ADV_CAP_CTL_CMPL_TIMEOUT_HDR_LOG_CAPABLE_MASK	0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_CMPL_TIMEOUT_HDR_LOG_CAPABLE_SMASK	0x1000ull
#define FXR_CFG_AER_ADV_CAP_CTL_TLP_PREFIX_LOG_PRES_SHIFT		11
#define FXR_CFG_AER_ADV_CAP_CTL_TLP_PREFIX_LOG_PRES_MASK		0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_TLP_PREFIX_LOG_PRES_SMASK		0x800ull
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_10_9_SHIFT			9
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_10_9_MASK			0x3ull
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_10_9_SMASK			0x600ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_EN_SHIFT			8
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_EN_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_EN_SMASK			0x100ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_CAP_SHIFT			7
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_CAP_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_CAP_SMASK			0x80ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_EN_SHIFT			6
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_EN_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_EN_SMASK			0x40ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_CAP_SHIFT			5
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_CAP_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_CAP_SMASK			0x20ull
#define FXR_CFG_AER_ADV_CAP_CTL_FIRST_ERR_PNTR_SHIFT			0
#define FXR_CFG_AER_ADV_CAP_CTL_FIRST_ERR_PNTR_MASK			0x1Full
#define FXR_CFG_AER_ADV_CAP_CTL_FIRST_ERR_PNTR_SMASK			0x1Full
/*
* Table #33 of fxr_top - FXR_CFG_AER_HEADER_LOG0
* IOSF-P Header Log0 Register.
*/
#define FXR_CFG_AER_HEADER_LOG0						(FXR_CONFIG_CSRS + 0x00000000011C)
#define FXR_CFG_AER_HEADER_LOG0_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG0_HEADER_LOG0_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG0_HEADER_LOG0_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG0_HEADER_LOG0_SMASK			0xFFFFFFFFull
/*
* Table #34 of fxr_top - FXR_CFG_AER_HEADER_LOG1
* IOSF-P Header Log1 Register.
*/
#define FXR_CFG_AER_HEADER_LOG1						(FXR_CONFIG_CSRS + 0x000000000120)
#define FXR_CFG_AER_HEADER_LOG1_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG1_HEADER_LOG1_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG1_HEADER_LOG1_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG1_HEADER_LOG1_SMASK			0xFFFFFFFFull
/*
* Table #35 of fxr_top - FXR_CFG_AER_HEADER_LOG2
* IOSF-P Header Log2 Register.
*/
#define FXR_CFG_AER_HEADER_LOG2						(FXR_CONFIG_CSRS + 0x000000000124)
#define FXR_CFG_AER_HEADER_LOG2_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG2_HEADER_LOG2_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG2_HEADER_LOG2_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG2_HEADER_LOG2_SMASK			0xFFFFFFFFull
/*
* Table #36 of fxr_top - FXR_CFG_AER_HEADER_LOG3
* IOSF-P Header Log3 Register.
*/
#define FXR_CFG_AER_HEADER_LOG3						(FXR_CONFIG_CSRS + 0x000000000128)
#define FXR_CFG_AER_HEADER_LOG3_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG3_HEADER_LOG3_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG3_HEADER_LOG3_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG3_HEADER_LOG3_SMASK			0xFFFFFFFFull
/*
* Table #37 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG0
* IOSF-P TLP Prefix Log0 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG0					(FXR_CONFIG_CSRS + 0x000000000138)
#define FXR_CFG_AER_TLP_PRE_LOG0_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG0_TLP_PREFIX_LOG0_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG0_TLP_PREFIX_LOG0_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG0_TLP_PREFIX_LOG0_SMASK			0xFFFFFFFFull
/*
* Table #38 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG1
* IOSF-P TLP Prefix Log1 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG1					(FXR_CONFIG_CSRS + 0x00000000013C)
#define FXR_CFG_AER_TLP_PRE_LOG1_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG1_TLP_PREFIX_LOG1_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG1_TLP_PREFIX_LOG1_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG1_TLP_PREFIX_LOG1_SMASK			0xFFFFFFFFull
/*
* Table #39 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG2
* IOSF-P TLP Prefix Log2 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG2					(FXR_CONFIG_CSRS + 0x000000000140)
#define FXR_CFG_AER_TLP_PRE_LOG2_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG2_TLP_PREFIX_LOG2_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG2_TLP_PREFIX_LOG2_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG2_TLP_PREFIX_LOG2_SMASK			0xFFFFFFFFull
/*
* Table #40 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG3
* IOSF-P TLP Prefix Log3 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG3					(FXR_CONFIG_CSRS + 0x000000000144)
#define FXR_CFG_AER_TLP_PRE_LOG3_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG3_TLP_PREFIX_LOG3_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG3_TLP_PREFIX_LOG3_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG3_TLP_PREFIX_LOG3_SMASK			0xFFFFFFFFull
/*
* Table #41 of fxr_top - FXR_CFG_LTR_CAPABILITY
* LTR Reporting Capability.
*/
#define FXR_CFG_LTR_CAPABILITY						(FXR_CONFIG_CSRS + 0x000000000200)
#define FXR_CFG_LTR_CAPABILITY_RESETCSR					0x20810018ull
#define FXR_CFG_LTR_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_LTR_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_LTR_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_LTR_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_LTR_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_CFG_LTR_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_LTR_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_LTR_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_LTR_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #42 of fxr_top - FXR_CFG_SNOOP_LATENCY
* Snoop Latency.
*/
#define FXR_CFG_SNOOP_LATENCY						(FXR_CONFIG_CSRS + 0x000000000204)
#define FXR_CFG_SNOOP_LATENCY_RESETCSR					0x00000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_REQ_SHIFT			31
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_REQ_MASK			0x1ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_REQ_SMASK			0x80000000ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_30_29_SHIFT			29
#define FXR_CFG_SNOOP_LATENCY_RESERVED_30_29_MASK			0x3ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_30_29_SMASK			0x60000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_SHIFT			26
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_MASK			0x7ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_SMASK			0x1C000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_SHIFT			16
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_MASK			0x3FFull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_SMASK			0x3FF0000ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_REQ_SHIFT			15
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_REQ_MASK			0x1ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_REQ_SMASK			0x8000ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_14_13_SHIFT			13
#define FXR_CFG_SNOOP_LATENCY_RESERVED_14_13_MASK			0x3ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_14_13_SMASK			0x6000ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_SHIFT			10
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_MASK			0x7ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_SMASK			0x1C00ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_SHIFT			0
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_MASK			0x3FFull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_SMASK			0x3FFull
/*
* Table #43 of fxr_top - FXR_CFG_PASID_CAPABILITY
* PASID Capability Header.
*/
#define FXR_CFG_PASID_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000208)
#define FXR_CFG_PASID_CAPABILITY_RESETCSR				0x2101001Bull
#define FXR_CFG_PASID_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_PASID_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_PASID_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_PASID_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_PASID_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_PASID_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_PASID_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_PASID_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_PASID_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #44 of fxr_top - FXR_CFG_PASID_CONTROL
* PASID Control and Capability.
*/
#define FXR_CFG_PASID_CONTROL						(FXR_CONFIG_CSRS + 0x00000000020C)
#define FXR_CFG_PASID_CONTROL_RESETCSR					0x00001404ull
#define FXR_CFG_PASID_CONTROL_RESERVED_31_19_SHIFT			19
#define FXR_CFG_PASID_CONTROL_RESERVED_31_19_MASK			0x1FFFull
#define FXR_CFG_PASID_CONTROL_RESERVED_31_19_SMASK			0xFFF80000ull
#define FXR_CFG_PASID_CONTROL_PRIV_MODE_ENABLE_SHIFT			18
#define FXR_CFG_PASID_CONTROL_PRIV_MODE_ENABLE_MASK			0x1ull
#define FXR_CFG_PASID_CONTROL_PRIV_MODE_ENABLE_SMASK			0x40000ull
#define FXR_CFG_PASID_CONTROL_RESERVED_17_SHIFT				17
#define FXR_CFG_PASID_CONTROL_RESERVED_17_MASK				0x1ull
#define FXR_CFG_PASID_CONTROL_RESERVED_17_SMASK				0x20000ull
#define FXR_CFG_PASID_CONTROL_PASID_ENABLE_SHIFT			16
#define FXR_CFG_PASID_CONTROL_PASID_ENABLE_MASK				0x1ull
#define FXR_CFG_PASID_CONTROL_PASID_ENABLE_SMASK			0x10000ull
#define FXR_CFG_PASID_CONTROL_RESERVED_15_13_SHIFT			13
#define FXR_CFG_PASID_CONTROL_RESERVED_15_13_MASK			0x7ull
#define FXR_CFG_PASID_CONTROL_RESERVED_15_13_SMASK			0xE000ull
#define FXR_CFG_PASID_CONTROL_MAX_PASID_WIDTH_SHIFT			8
#define FXR_CFG_PASID_CONTROL_MAX_PASID_WIDTH_MASK			0x1Full
#define FXR_CFG_PASID_CONTROL_MAX_PASID_WIDTH_SMASK			0x1F00ull
#define FXR_CFG_PASID_CONTROL_RESERVED_7_3_SHIFT			3
#define FXR_CFG_PASID_CONTROL_RESERVED_7_3_MASK				0x1Full
#define FXR_CFG_PASID_CONTROL_RESERVED_7_3_SMASK			0xF8ull
#define FXR_CFG_PASID_CONTROL_PRIV_MODE_SUP_SHIFT			2
#define FXR_CFG_PASID_CONTROL_PRIV_MODE_SUP_MASK			0x1ull
#define FXR_CFG_PASID_CONTROL_PRIV_MODE_SUP_SMASK			0x4ull
#define FXR_CFG_PASID_CONTROL_EXEC_PERMISSION_SUP_SHIFT			1
#define FXR_CFG_PASID_CONTROL_EXEC_PERMISSION_SUP_MASK			0x1ull
#define FXR_CFG_PASID_CONTROL_EXEC_PERMISSION_SUP_SMASK			0x2ull
#define FXR_CFG_PASID_CONTROL_RESERVED_0_SHIFT				0
#define FXR_CFG_PASID_CONTROL_RESERVED_0_MASK				0x1ull
#define FXR_CFG_PASID_CONTROL_RESERVED_0_SMASK				0x1ull
/*
* Table #45 of fxr_top - FXR_CFG_ATS_CAPABILITY
* ATS Extended Capability Header.
*/
#define FXR_CFG_ATS_CAPABILITY						(FXR_CONFIG_CSRS + 0x000000000210)
#define FXR_CFG_ATS_CAPABILITY_RESETCSR					0x2181000Full
#define FXR_CFG_ATS_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_ATS_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_ATS_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_ATS_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_ATS_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_CFG_ATS_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_ATS_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_ATS_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_ATS_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #46 of fxr_top - FXR_CFG_ATS_CONTROL
* PASID Control and Capability.
*/
#define FXR_CFG_ATS_CONTROL						(FXR_CONFIG_CSRS + 0x000000000214)
#define FXR_CFG_ATS_CONTROL_RESETCSR					0x00000060ull
#define FXR_CFG_ATS_CONTROL_ENABLE_SHIFT				31
#define FXR_CFG_ATS_CONTROL_ENABLE_MASK					0x1ull
#define FXR_CFG_ATS_CONTROL_ENABLE_SMASK				0x80000000ull
#define FXR_CFG_ATS_CONTROL_RESERVED_30_21_SHIFT			21
#define FXR_CFG_ATS_CONTROL_RESERVED_30_21_MASK				0x3FFull
#define FXR_CFG_ATS_CONTROL_RESERVED_30_21_SMASK			0x7FE00000ull
#define FXR_CFG_ATS_CONTROL_STU_SHIFT					16
#define FXR_CFG_ATS_CONTROL_STU_MASK					0x1Full
#define FXR_CFG_ATS_CONTROL_STU_SMASK					0x1F0000ull
#define FXR_CFG_ATS_CONTROL_RESERVED_15_7_SHIFT				7
#define FXR_CFG_ATS_CONTROL_RESERVED_15_7_MASK				0x1FFull
#define FXR_CFG_ATS_CONTROL_RESERVED_15_7_SMASK				0xFF80ull
#define FXR_CFG_ATS_CONTROL_GLOBAL_INVAL_SUP_SHIFT			6
#define FXR_CFG_ATS_CONTROL_GLOBAL_INVAL_SUP_MASK			0x1ull
#define FXR_CFG_ATS_CONTROL_GLOBAL_INVAL_SUP_SMASK			0x40ull
#define FXR_CFG_ATS_CONTROL_PAGE_ALIGNED_REQ_SHIFT			5
#define FXR_CFG_ATS_CONTROL_PAGE_ALIGNED_REQ_MASK			0x1ull
#define FXR_CFG_ATS_CONTROL_PAGE_ALIGNED_REQ_SMASK			0x20ull
#define FXR_CFG_ATS_CONTROL_INVAL_QUEUE_DEPTH_SHIFT			0
#define FXR_CFG_ATS_CONTROL_INVAL_QUEUE_DEPTH_MASK			0x1Full
#define FXR_CFG_ATS_CONTROL_INVAL_QUEUE_DEPTH_SMASK			0x1Full
/*
* Table #47 of fxr_top - FXR_CFG_PRS_CAPABILITY
* PRS Extended Capability Header.
*/
#define FXR_CFG_PRS_CAPABILITY						(FXR_CONFIG_CSRS + 0x000000000218)
#define FXR_CFG_PRS_CAPABILITY_RESETCSR					0x00010013ull
#define FXR_CFG_PRS_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_PRS_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_PRS_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_PRS_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_PRS_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_CFG_PRS_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_PRS_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_PRS_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_PRS_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #48 of fxr_top - FXR_CFG_PRS_STAT_CTL
* PRS Status and Control.
*/
#define FXR_CFG_PRS_STAT_CTL						(FXR_CONFIG_CSRS + 0x00000000021C)
#define FXR_CFG_PRS_STAT_CTL_RESETCSR					0x81000000ull
#define FXR_CFG_PRS_STAT_CTL_PRG_RSP_PASID_REQ_SHIFT			31
#define FXR_CFG_PRS_STAT_CTL_PRG_RSP_PASID_REQ_MASK			0x1ull
#define FXR_CFG_PRS_STAT_CTL_PRG_RSP_PASID_REQ_SMASK			0x80000000ull
#define FXR_CFG_PRS_STAT_CTL_RESERVED_30_25_SHIFT			25
#define FXR_CFG_PRS_STAT_CTL_RESERVED_30_25_MASK			0x3Full
#define FXR_CFG_PRS_STAT_CTL_RESERVED_30_25_SMASK			0x7E000000ull
#define FXR_CFG_PRS_STAT_CTL_STOPPED_SHIFT				24
#define FXR_CFG_PRS_STAT_CTL_STOPPED_MASK				0x1ull
#define FXR_CFG_PRS_STAT_CTL_STOPPED_SMASK				0x1000000ull
#define FXR_CFG_PRS_STAT_CTL_RESERVED_23_18_SHIFT			18
#define FXR_CFG_PRS_STAT_CTL_RESERVED_23_18_MASK			0x3Full
#define FXR_CFG_PRS_STAT_CTL_RESERVED_23_18_SMASK			0xFC0000ull
#define FXR_CFG_PRS_STAT_CTL_UPRGI_SHIFT				17
#define FXR_CFG_PRS_STAT_CTL_UPRGI_MASK					0x1ull
#define FXR_CFG_PRS_STAT_CTL_UPRGI_SMASK				0x20000ull
#define FXR_CFG_PRS_STAT_CTL_RESPONSE_FAIL_SHIFT			16
#define FXR_CFG_PRS_STAT_CTL_RESPONSE_FAIL_MASK				0x1ull
#define FXR_CFG_PRS_STAT_CTL_RESPONSE_FAIL_SMASK			0x10000ull
#define FXR_CFG_PRS_STAT_CTL_RESERVED_15_2_SHIFT			2
#define FXR_CFG_PRS_STAT_CTL_RESERVED_15_2_MASK				0x3FFFull
#define FXR_CFG_PRS_STAT_CTL_RESERVED_15_2_SMASK			0xFFFCull
#define FXR_CFG_PRS_STAT_CTL_RESET_SHIFT				1
#define FXR_CFG_PRS_STAT_CTL_RESET_MASK					0x1ull
#define FXR_CFG_PRS_STAT_CTL_RESET_SMASK				0x2ull
#define FXR_CFG_PRS_STAT_CTL_ENABLE_SHIFT				0
#define FXR_CFG_PRS_STAT_CTL_ENABLE_MASK				0x1ull
#define FXR_CFG_PRS_STAT_CTL_ENABLE_SMASK				0x1ull
/*
* Table #49 of fxr_top - FXR_CFG_PRS_REQUEST_CAP
* Outstanding Page Request Capacity.
*/
#define FXR_CFG_PRS_REQUEST_CAP						(FXR_CONFIG_CSRS + 0x000000000220)
#define FXR_CFG_PRS_REQUEST_CAP_RESETCSR				0x00000080ull
#define FXR_CFG_PRS_REQUEST_CAP_OUTSTAND_PG_REQ_CAP_SHIFT		0
#define FXR_CFG_PRS_REQUEST_CAP_OUTSTAND_PG_REQ_CAP_MASK		0xFFFFFFFFull
#define FXR_CFG_PRS_REQUEST_CAP_OUTSTAND_PG_REQ_CAP_SMASK		0xFFFFFFFFull
/*
* Table #50 of fxr_top - FXR_CFG_PRS_REQUEST_ALLOC
* Outstanding Page Request Allocation.
*/
#define FXR_CFG_PRS_REQUEST_ALLOC					(FXR_CONFIG_CSRS + 0x000000000224)
#define FXR_CFG_PRS_REQUEST_ALLOC_RESETCSR				0x00000080ull
#define FXR_CFG_PRS_REQUEST_ALLOC_OUTSTAND_PG_REQ_ALLOC_SHIFT		0
#define FXR_CFG_PRS_REQUEST_ALLOC_OUTSTAND_PG_REQ_ALLOC_MASK		0xFFFFFFFFull
#define FXR_CFG_PRS_REQUEST_ALLOC_OUTSTAND_PG_REQ_ALLOC_SMASK		0xFFFFFFFFull

#endif 		/* DEF_FXR_CONFIG_SW_DEF */
