// Generated by CIRCT firtool-1.62.0
module PISO(
  input        clock,
               reset,
  input  [3:0] io_parIn,
  input        io_parEn,
  output       io_serOut
);

  reg [3:0] shiftReg;
  always @(posedge clock) begin
    if (reset)
      shiftReg <= 4'h0;
    else if (io_parEn)
      shiftReg <= io_parIn;
    else
      shiftReg <= {shiftReg[2:0], 1'h0};
  end // always @(posedge)
  assign io_serOut = shiftReg[3];
endmodule

