module divisorFrequencia(
    input clock,
    output displayClock,
    output clockOut
);

wire [30:0] aux;

divisorDez(clock, aux[0]);
divisorDez(aux[0], aux[1]);
divisorDez(aux[1], aux[2]);
divisorDez(aux[2], aux[3]);
divisorDez(aux[3], aux[4]);
divisorDez(aux[4], aux[5]);
divisorDez(aux[5], aux[6]);
divisorCinco(aux[6], clockOut);
assign displayClock = aux[4];

endmodule

module divisorCinco(
    input clockIn,
    output clockOut
);

wire [3:0] aux;

contador_0_4(clockIn, aux, clockOut);

endmodule

module divisorDez(
    input clock,
    output clockOut
);

wire [3:0] aux;

contador_0_9(clock, aux, clockOut);

endmodule
