# SERDES-Design-of-TX-FIR-Equalizer
This project shows the design procedure of a TX FIR Equalizer for a 12 Gb/s input &amp; a channel of 12-inch FR4. It also shows how the equalization improves the eye opening of the output, while paying the price of lower swing amplitude &amp; increased latency.
