
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130713                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489552                       # Number of bytes of host memory used
host_op_rate                                   153506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33941.38                       # Real time elapsed on the host
host_tick_rate                               29957753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4436590371                       # Number of instructions simulated
sim_ops                                    5210215918                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7234874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14442543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.935329                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       237524733                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    247588387                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1123665                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    358416989                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7759689                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      7960803                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       201114                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       490917007                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        55130724                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         902918511                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        891530370                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1122787                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          481486974                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     180310899                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     10221034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     55831255                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2436590370                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2852730193                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2431036290                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.173463                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.335298                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1715548993     70.57%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    148408080      6.10%     76.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    181830430      7.48%     84.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34290098      1.41%     85.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    109010111      4.48%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27734494      1.14%     91.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16731442      0.69%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17171743      0.71%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    180310899      7.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2431036290                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     54108618                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2455193929                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             507051589                       # Number of loads committed
system.switch_cpus.commit.membars            11356510                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1772450986     62.13%     62.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    147272596      5.16%     67.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     18879758      0.66%     67.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     12492277      0.44%     68.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      5139714      0.18%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     17034805      0.60%     69.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     20497832      0.72%     69.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2867433      0.10%     69.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     17779429      0.62%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1135616      0.04%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    507051589     17.77%     88.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    330128158     11.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2852730193                       # Class of committed instruction
system.switch_cpus.commit.refs              837179747                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         159009800                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2436590370                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2852730193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.000737                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.000737                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1804795072                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           901                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    237014840                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2920031293                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        163704057                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         380588265                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1165129                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3336                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      88132016                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           490917007                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         291081654                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2145249700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        229625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2511750308                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2332014                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.201329                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    291968786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    300415146                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.030087                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438384548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.203335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.517919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1869875046     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         89665297      3.68%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33026539      1.35%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56325843      2.31%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         39033088      1.60%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         45282409      1.86%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         95133147      3.90%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24191779      0.99%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185851400      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438384548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1311989                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        485706333                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.187272                       # Inst execution rate
system.switch_cpus.iew.exec_refs            859327846                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          332110867                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       235777402                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     515910750                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10256836                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        43210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    333579980                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2908559606                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     527216979                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1768541                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2895028339                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         641339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     104208172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1165129                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     105780695                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        58011                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    146443937                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        66183                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     11666779                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      8859128                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3451796                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        66183                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       651968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       660021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2909133528                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2882315871                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581251                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1690937140                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.182058                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2882588076                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3495632172                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2065752479                       # number of integer regfile writes
system.switch_cpus.ipc                       0.999263                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.999263                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1786838005     61.68%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    147303657      5.09%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     20022777      0.69%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     12492647      0.43%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5411268      0.19%     68.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     17588222      0.61%     68.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     20497835      0.71%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3432869      0.12%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     21980844      0.76%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1135616      0.04%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           70      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    527277532     18.20%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    332815544     11.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2896796886                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            48851227                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016864                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5991905     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2257551      4.62%     16.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            36      0.00%     16.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1695385      3.47%     20.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1320458      2.70%     23.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       559061      1.14%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17705013     36.24%     60.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19321815     39.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2759136630                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7914313283                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2710201021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2739874272                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2898302769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2896796886                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     10256837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     55829281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9718                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        35803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    110138797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438384548                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.187998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.961433                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1528317713     62.68%     62.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244526441     10.03%     72.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181483885      7.44%     80.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    119116292      4.89%     85.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    121276262      4.97%     90.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    105041466      4.31%     94.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     75832677      3.11%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     35673137      1.46%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     27116675      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438384548                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.187997                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      186511483                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    366525976                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    172114850                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    224578241                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     22574209                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24251534                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    515910750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    333579980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3181631276                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      117795677                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       378458699                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3160232841                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       60696620                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        201162854                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      207368479                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      14868712                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5148828460                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2912677985                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3236509418                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         428383551                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22661527                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1165129                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     327112358                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         76276437                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3495689463                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1102101948                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     15773809                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         483496799                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     10256854                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    253436670                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5159285929                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5824483531                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        209004180                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       132551655                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        27210                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27208                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7326249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7288523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14652498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7315731                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7186007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       893396                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6314270                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48870                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48870                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7186007                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     11094284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10583136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21677420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21677420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    532881536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    507537408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1040418944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1040418944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7234877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7234877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7234877                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14621398507                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13855173050                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        67728589726                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7263907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1877261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13665699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7263857                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21978597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21978747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1063688192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1063700992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8216761                       # Total snoops (count)
system.tol2bus.snoopTraffic                 114354688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15543010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.474178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.502826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8200069     52.76%     52.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7315733     47.07%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27208      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15543010                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7751261886                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15275124915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            104250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    473798144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         473801216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     59080320                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       59080320                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3701548                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3701572                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       461565                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            461565                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    465966445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            465969466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      58103745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            58103745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      58103745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    465966445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           524073211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    917734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7284024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000442646308                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        51616                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        51616                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11517939                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            867202                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3701572                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    461565                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7403144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  923130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                119072                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 5396                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           914148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1067558                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           914008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           640808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           195503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           193525                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           194688                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           167969                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           225299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           166664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          157242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          208366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1302600                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          295223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          259358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          381113                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            79656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            45705                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            51874                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            20842                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            87045                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            39044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            23980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            18854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            20116                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            19236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20315                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           25985                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           22942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           29308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          161191                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          251610                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.16                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                136495544087                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               36420360000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           273071894087                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18738.91                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37488.91                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5295084                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 631283                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.69                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               68.79                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7403144                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              923130                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3343035                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3341887                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 290478                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 288143                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   9722                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   9077                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1032                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    698                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 43914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 44591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 51348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 51574                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 51639                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 51651                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 51660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 51673                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 51687                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 51710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 51829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 51881                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 51804                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 52277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 52215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 51640                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 51622                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 51619                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2275405                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   230.690016                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   171.728679                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   247.528578                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        45626      2.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1720056     75.59%     77.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       179549      7.89%     85.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        70975      3.12%     88.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        40521      1.78%     90.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        27747      1.22%     91.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        21161      0.93%     92.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        16306      0.72%     93.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       153464      6.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2275405                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        51616                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    141.118374                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   116.086181                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   112.317281                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          5422     10.50%     10.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127        29288     56.74%     67.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191        10744     20.82%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255          685      1.33%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319           43      0.08%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383          565      1.09%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447         2636      5.11%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511         1869      3.62%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575          236      0.46%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            8      0.02%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::640-703            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767           15      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           62      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895           39      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        51616                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        51616                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.779429                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.761535                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.784622                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6998     13.56%     13.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             674      1.31%     14.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           41773     80.93%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1102      2.13%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1033      2.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              27      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        51616                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             466180608                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                7620608                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               58732992                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              473801216                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            59080320                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      458.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       57.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   465.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    58.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807412777                       # Total gap between requests
system.mem_ctrls0.avgGap                    244240.68                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    466177536                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     58732992                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3021.221034857416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 458471802.650130271912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 57762158.486494898796                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7403096                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       923130                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1999816                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 273069894271                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23579861938140                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41662.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36885.90                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  25543381.69                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7792960140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4142048955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        21390476100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2874669660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    335230469100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    108154705440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      559851166995                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       550.597045                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 278090983023                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 704763048329                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8453452980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4493113020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        30617797980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1915740000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    428316815700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     29766192480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      583828949760                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       574.178484                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  72843728049                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 910010303303                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    452259840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         452263040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     55274368                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       55274368                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3533280                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3533305                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       431831                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            431831                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    444784161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            444787308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      54360704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            54360704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      54360704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    444784161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           499148012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    858416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6961938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000568433930                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        48291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        48291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11028687                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            811163                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3533305                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    431831                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7066610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  863662                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                104622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 5246                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           867035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1051319                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           927052                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           635279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           206818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           187614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           183046                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           136203                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           151684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           153295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          139717                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          169531                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         1275381                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          297002                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          237491                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          343521                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            89906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            45979                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            77701                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            38856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            24524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            18536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18618                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           21173                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           26442                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           23686                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           19543                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          113210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          247703                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.15                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                126701029717                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               34809940000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           257238304717                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18198.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36948.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5099196                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 579542                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.24                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               67.51                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7066610                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              863662                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3220272                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3219156                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 257405                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 254886                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5349                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   4920                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 41175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 41786                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 48025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 48240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 48311                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 48313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 48322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 48341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 48358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 48397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 48496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 48525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 48443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 48722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 48687                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 48312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 48294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 48294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2141638                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   233.701374                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   172.763072                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   252.213775                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        45343      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1609437     75.15%     77.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       171024      7.99%     85.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        65546      3.06%     88.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        36380      1.70%     90.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        25489      1.19%     91.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19607      0.92%     92.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        16408      0.77%     92.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       152404      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2141638                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        48291                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    144.166491                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   119.688042                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   113.766343                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63          3022      6.26%      6.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127        29742     61.59%     67.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191         9578     19.83%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255          531      1.10%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319           43      0.09%     88.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383          621      1.29%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447         2778      5.75%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511         1657      3.43%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575          137      0.28%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            4      0.01%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::640-703            2      0.00%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-767           20      0.04%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831          100      0.21%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895           49      0.10%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        48291                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        48291                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.775424                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.758169                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.769170                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6489     13.44%     13.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             593      1.23%     14.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           39309     81.40%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1105      2.29%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             772      1.60%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              15      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        48291                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             445567232                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                6695808                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               54937152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              452263040                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            55274368                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      438.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       54.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   444.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    54.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.85                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.42                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807104197                       # Total gap between requests
system.mem_ctrls1.avgGap                    256436.88                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    445564032                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     54937152                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 438199031.853607654572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 54029062.245299205184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7066560                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       863662                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2021128                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 257236283589                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23589788543510                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40422.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36401.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  27313681.21                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7109040960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3778533495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19760821080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2561605380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    329996119770                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    112562371200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      556034329485                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.843298                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 289597772455                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 693256258897                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8182290060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4348982715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        29947773240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1919206080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    427343285910                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     30585928320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      582593303925                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.963263                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  74960567849                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 907893463503                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        91371                       # number of demand (read+write) hits
system.l2.demand_hits::total                    91372                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        91371                       # number of overall hits
system.l2.overall_hits::total                   91372                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      7234828                       # number of demand (read+write) misses
system.l2.demand_misses::total                7234877                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      7234828                       # number of overall misses
system.l2.overall_misses::total               7234877                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4556559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 638571748623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     638576305182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4556559                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 638571748623                       # number of overall miss cycles
system.l2.overall_miss_latency::total    638576305182                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7326199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7326249                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7326199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7326249                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.987528                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987528                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.987528                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987528                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        92991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88263.570139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88263.602157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        92991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88263.570139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88263.602157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              893396                       # number of writebacks
system.l2.writebacks::total                    893396                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      7234828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7234877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7234828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7234877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 576806225843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 576810363843                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 576806225843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 576810363843                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.987528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.987528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987528                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84448.979592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79726.321876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79726.353861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84448.979592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79726.321876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79726.353861                       # average overall mshr miss latency
system.l2.replacements                        8216761                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       983865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           983865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       983865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       983865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6306637                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6306637                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13472                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        48870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48870                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3528137337                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3528137337                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        62342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.783902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.783902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72194.338797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72194.338797                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        48870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3110171333                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3110171333                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.783902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.783902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63641.729752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63641.729752                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4556559                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4556559                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        92991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        92991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4138000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4138000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84448.979592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84448.979592                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        77899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             77899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7185958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7185958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 635043611286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 635043611286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7263857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7263857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.989276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88372.853179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88372.853179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7185958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7185958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 573696054510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 573696054510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.989276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.989276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79835.709381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79835.709381                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     8318780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8216889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.012400                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.173452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   111.825176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.126355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.873634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 242221369                       # Number of tag accesses
system.l2.tags.data_accesses                242221369                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    291081581                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2291370872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    291081581                       # number of overall hits
system.cpu.icache.overall_hits::total      2291370872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           72                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           72                       # number of overall misses
system.cpu.icache.overall_misses::total          1002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5985618                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5985618                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5985618                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5985618                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    291081653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2291371874                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    291081653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2291371874                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83133.583333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5973.670659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83133.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5973.670659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          356                       # number of writebacks
system.cpu.icache.writebacks::total               356                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4631619                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4631619                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4631619                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4631619                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92632.380000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92632.380000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92632.380000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92632.380000                       # average overall mshr miss latency
system.cpu.icache.replacements                    356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    291081581                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2291370872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           72                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5985618                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5985618                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    291081653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2291371874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83133.583333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5973.670659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4631619                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4631619                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92632.380000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92632.380000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2291371852                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2338134.542857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.262842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.671880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89363504066                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89363504066                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    657373027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1323595048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    657373027                       # number of overall hits
system.cpu.dcache.overall_hits::total      1323595048                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     23832425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29442087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     23832425                       # number of overall misses
system.cpu.dcache.overall_misses::total      29442087                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2074810926859                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2074810926859                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2074810926859                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2074810926859                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    681205452                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1353037135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    681205452                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1353037135                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021760                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87058.321881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70470.918956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87058.321881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70470.918956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6569324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             70711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.903848                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   153.937500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1920853                       # number of writebacks
system.cpu.dcache.writebacks::total           1920853                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     16511423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16511423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     16511423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16511423                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7321002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7321002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7321002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7321002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 648257666580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 648257666580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 648257666580                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 648257666580                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005411                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88547.669647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88547.669647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88547.669647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88547.669647                       # average overall mshr miss latency
system.cpu.dcache.replacements               12940539                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    337623676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       739901129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23673522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28920783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2063369853465                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2063369853465                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    361297198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    768821912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87159.394934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71345.573647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     16414862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16414862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7258660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7258660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 644529370911                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 644529370911                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88794.539338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88794.539338                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    319749351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      583693919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       158903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       521304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11441073394                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11441073394                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    319908254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    584215223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72000.361189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21947.027826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        96561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        62342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3728295669                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3728295669                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 59803.915001                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59803.915001                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10212401                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     16140209                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         8730                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        13664                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    537415005                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    537415005                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10221131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     16153873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 61559.565292                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39330.723434                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         3533                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3533                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         5197                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5197                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    369374847                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    369374847                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000508                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 71074.629017                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71074.629017                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10220964                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16153706                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10220964                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16153706                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1368829758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12940795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.776327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.934886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.064428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44343971643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44343971643                       # Number of data accesses

---------- End Simulation Statistics   ----------
