Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_controller_640_60.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_bsprite.v" into library work
Parsing module <vga_bsprite>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\ipcore_dir\youwin_mem.v" into library work
Parsing module <youwin_mem>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\ipcore_dir\game_over_mem.v" into library work
Parsing module <game_over_mem>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\seven_alternate.v" into library work
Parsing module <seven_alternate>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\ec311_ver3_8bit_counter_bin2bcd.v" into library work
Parsing module <ec311_ver3_8bit_counter_bin2bcd>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\clock_divider_4.v" into library work
Parsing module <clock_divider_4>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\bin2led7.v" into library work
Parsing module <binary_to_segment>.
Analyzing Verilog file "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 276: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 288: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 301: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 313: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 326: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 338: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 351: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 363: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 376: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 388: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 401: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 413: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ec311_ver3_8bit_counter_bin2bcd>.

Elaborating module <clock_divider_4>.

Elaborating module <seven_alternate>.

Elaborating module <binary_to_segment>.

Elaborating module <vga_controller_640_60>.

Elaborating module <vga_bsprite(IMAGEWIDTH=344)>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_bsprite.v" Line 36: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_bsprite.v" Line 41: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_bsprite.v" Line 45: Result of 20-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 516: Size mismatch in connection of port <x0>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 517: Size mismatch in connection of port <y0>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 518: Size mismatch in connection of port <x1>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 519: Size mismatch in connection of port <y1>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <game_over_mem>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\ipcore_dir\game_over_mem.v" Line 39: Empty module <game_over_mem> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 538: Size mismatch in connection of port <x0>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 539: Size mismatch in connection of port <y0>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 540: Size mismatch in connection of port <x1>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 541: Size mismatch in connection of port <y1>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <youwin_mem>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\ipcore_dir\youwin_mem.v" Line 39: Empty module <youwin_mem> remains a black box.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 613: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 614: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 615: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 618: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 619: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 620: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 623: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 624: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 625: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 628: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 629: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 630: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 633: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 634: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 635: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 638: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 639: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v" Line 640: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_display_movement.v".
        S_IDLE = 0
        S_UP = 1
        S_DOWN = 2
        S_LEFT = 4
        S_RIGHT = 8
        NBITS_COORDS = 11
        N = 2
    Found 1-bit register for signal <slow_clk>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clk_25Mhz>.
    Found 4-bit register for signal <state>.
    Found 11-bit register for signal <x>.
    Found 11-bit register for signal <xball>.
    Found 11-bit register for signal <yball>.
    Found 11-bit register for signal <xdot>.
    Found 11-bit register for signal <ydot>.
    Found 8-bit register for signal <score>.
    Found 2-bit register for signal <countfailure>.
    Found 11-bit register for signal <x1brick1>.
    Found 11-bit register for signal <x2brick1>.
    Found 11-bit register for signal <y1brick1>.
    Found 11-bit register for signal <y2brick1>.
    Found 11-bit register for signal <x1brick2>.
    Found 11-bit register for signal <x2brick2>.
    Found 11-bit register for signal <y1brick2>.
    Found 11-bit register for signal <y2brick2>.
    Found 11-bit register for signal <x1brick3>.
    Found 11-bit register for signal <x2brick3>.
    Found 11-bit register for signal <y1brick3>.
    Found 11-bit register for signal <y2brick3>.
    Found 11-bit register for signal <x1brick4>.
    Found 11-bit register for signal <x2brick4>.
    Found 11-bit register for signal <y1brick4>.
    Found 11-bit register for signal <y2brick4>.
    Found 11-bit register for signal <x1brick5>.
    Found 11-bit register for signal <x2brick5>.
    Found 11-bit register for signal <y1brick5>.
    Found 11-bit register for signal <y2brick5>.
    Found 11-bit register for signal <x1brick6>.
    Found 11-bit register for signal <x2brick6>.
    Found 11-bit register for signal <y1brick6>.
    Found 11-bit register for signal <y2brick6>.
    Found 4-bit register for signal <next_state>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 24-bit register for signal <slow_count>.
    Found finite state machine <FSM_0> for signal <x1brick1>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 44361                                          |
    | Inputs             | 68                                             |
    | Outputs            | 3                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00101000000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <y1brick1>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 38242                                          |
    | Inputs             | 65                                             |
    | Outputs            | 3                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n1878 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00011001000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <y2brick1>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 38242                                          |
    | Inputs             | 65                                             |
    | Outputs            | 5                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n1878 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00011011100                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <x1brick2>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 11239                                          |
    | Inputs             | 59                                             |
    | Outputs            | 5                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00100001110                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <y1brick2>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 48994                                          |
    | Inputs             | 56                                             |
    | Outputs            | 4                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n1983 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010101010                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <y2brick2>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 48994                                          |
    | Inputs             | 56                                             |
    | Outputs            | 6                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n1983 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010111110                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <x1brick3>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3717                                           |
    | Inputs             | 50                                             |
    | Outputs            | 5                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00101101000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <y1brick3>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 31074                                          |
    | Inputs             | 47                                             |
    | Outputs            | 4                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2111 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010101010                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <y2brick3>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 31074                                          |
    | Inputs             | 47                                             |
    | Outputs            | 6                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2111 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010111110                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <x1brick4>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 9507                                           |
    | Inputs             | 41                                             |
    | Outputs            | 6                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00011100110                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <y2brick4>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 17250                                          |
    | Inputs             | 38                                             |
    | Outputs            | 2                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2196 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010100000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <x1brick5>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 12178                                          |
    | Inputs             | 33                                             |
    | Outputs            | 3                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00101000000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <y1brick5>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 37430                                          |
    | Inputs             | 30                                             |
    | Outputs            | 3                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2296 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010001100                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <y2brick5>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 37430                                          |
    | Inputs             | 30                                             |
    | Outputs            | 2                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2296 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010100000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <x1brick6>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 68                                             |
    | Inputs             | 24                                             |
    | Outputs            | 6                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00110011010                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <y1brick6>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 37                                             |
    | Inputs             | 21                                             |
    | Outputs            | 3                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2399 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010001100                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <y2brick6>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 37                                             |
    | Inputs             | 21                                             |
    | Outputs            | 2                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | _n2399 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Power Up State     | 00010100000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <xball[10]_GND_1_o_sub_23_OUT> created at line 230.
    Found 11-bit subtractor for signal <yball[10]_GND_1_o_sub_53_OUT> created at line 256.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_170_OUT> created at line 393.
    Found 11-bit subtractor for signal <n1662> created at line 398.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_179_OUT> created at line 405.
    Found 11-bit subtractor for signal <n1665> created at line 410.
    Found 11-bit subtractor for signal <x[10]_GND_1_o_sub_717_OUT> created at line 457.
    Found 24-bit adder for signal <slow_count[23]_GND_1_o_add_1_OUT> created at line 119.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_4_OUT> created at line 127.
    Found 12-bit adder for signal <n1563> created at line 157.
    Found 2-bit adder for signal <countfailure[1]_GND_1_o_add_18_OUT> created at line 220.
    Found 11-bit adder for signal <yball[10]_GND_1_o_add_26_OUT> created at line 237.
    Found 12-bit adder for signal <n1567> created at line 241.
    Found 12-bit adder for signal <n1568> created at line 247.
    Found 12-bit adder for signal <n1571> created at line 247.
    Found 12-bit adder for signal <n1572> created at line 252.
    Found 12-bit adder for signal <n1575> created at line 252.
    Found 11-bit adder for signal <xball[10]_GND_1_o_add_51_OUT> created at line 255.
    Found 8-bit adder for signal <score[7]_GND_1_o_add_187_OUT> created at line 413.
    Found 11-bit adder for signal <xball[10]_xdot[10]_add_188_OUT> created at line 425.
    Found 11-bit adder for signal <yball[10]_ydot[10]_add_189_OUT> created at line 426.
    Found 11-bit adder for signal <x[10]_GND_1_o_add_715_OUT> created at line 452.
    Found 12-bit adder for signal <n1633> created at line 563.
    Found 12-bit adder for signal <n1583> created at line 565.
    Found 12-bit adder for signal <n1579> created at line 565.
    Found 3-bit adder for signal <R_control[2]_GND_1_o_add_813_OUT> created at line 638.
    Found 3-bit adder for signal <G_control[2]_GND_1_o_add_814_OUT> created at line 639.
    Found 2-bit adder for signal <B_control[1]_GND_1_o_add_815_OUT> created at line 640.
    Found 11-bit subtractor for signal <yball[10]_ydot[10]_add_175_OUT> created at line 400.
    Found 11-bit subtractor for signal <xball[10]_xdot[10]_add_185_OUT> created at line 411.
    Found 11-bit comparator lessequal for signal <n0007> created at line 154
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0003_LessThan_13_o> created at line 157
    Found 11-bit comparator greater for signal <GND_1_o_yball[10]_LessThan_18_o> created at line 219
    Found 11-bit comparator greater for signal <GND_1_o_xball[10]_LessThan_20_o> created at line 228
    Found 11-bit comparator greater for signal <xball[10]_GND_1_o_LessThan_25_o> created at line 234
    Found 11-bit comparator greater for signal <x[10]_xball[10]_LessThan_30_o> created at line 241
    Found 12-bit comparator greater for signal <n0025> created at line 241
    Found 12-bit comparator greater for signal <BUS_0009_GND_1_o_LessThan_39_o> created at line 247
    Found 12-bit comparator greater for signal <n0032> created at line 247
    Found 11-bit comparator greater for signal <n0035> created at line 252
    Found 11-bit comparator greater for signal <n0037> created at line 252
    Found 12-bit comparator greater for signal <BUS_0012_GND_1_o_LessThan_48_o> created at line 252
    Found 12-bit comparator greater for signal <n0044> created at line 252
    Found 11-bit comparator greater for signal <yball[10]_GND_1_o_LessThan_54_o> created at line 259
    Found 11-bit comparator greater for signal <n0050> created at line 268
    Found 11-bit comparator greater for signal <n0053> created at line 268
    Found 32-bit comparator greater for signal <n0056> created at line 268
    Found 12-bit comparator greater for signal <n0059> created at line 268
    Found 32-bit comparator greater for signal <n0064> created at line 280
    Found 12-bit comparator greater for signal <n0067> created at line 280
    Found 11-bit comparator greater for signal <n0070> created at line 280
    Found 11-bit comparator greater for signal <n0073> created at line 280
    Found 11-bit comparator greater for signal <n0076> created at line 293
    Found 11-bit comparator greater for signal <n0079> created at line 293
    Found 32-bit comparator greater for signal <n0082> created at line 293
    Found 12-bit comparator greater for signal <n0085> created at line 293
    Found 32-bit comparator greater for signal <n0090> created at line 305
    Found 12-bit comparator greater for signal <n0093> created at line 305
    Found 11-bit comparator greater for signal <n0097> created at line 305
    Found 11-bit comparator greater for signal <n0100> created at line 318
    Found 11-bit comparator greater for signal <n0103> created at line 318
    Found 32-bit comparator greater for signal <n0106> created at line 318
    Found 12-bit comparator greater for signal <n0109> created at line 318
    Found 32-bit comparator greater for signal <n0114> created at line 330
    Found 12-bit comparator greater for signal <n0117> created at line 330
    Found 11-bit comparator greater for signal <n0120> created at line 330
    Found 11-bit comparator greater for signal <n0123> created at line 330
    Found 11-bit comparator greater for signal <n0126> created at line 343
    Found 11-bit comparator greater for signal <n0129> created at line 343
    Found 32-bit comparator greater for signal <n0132> created at line 343
    Found 12-bit comparator greater for signal <n0135> created at line 343
    Found 32-bit comparator greater for signal <n0140> created at line 355
    Found 12-bit comparator greater for signal <n0143> created at line 355
    Found 11-bit comparator greater for signal <n0146> created at line 355
    Found 11-bit comparator greater for signal <n0149> created at line 355
    Found 11-bit comparator greater for signal <n0152> created at line 368
    Found 11-bit comparator greater for signal <n0155> created at line 368
    Found 32-bit comparator greater for signal <n0158> created at line 368
    Found 12-bit comparator greater for signal <n0161> created at line 368
    Found 32-bit comparator greater for signal <n0166> created at line 380
    Found 12-bit comparator greater for signal <n0169> created at line 380
    Found 11-bit comparator greater for signal <n0172> created at line 380
    Found 11-bit comparator greater for signal <n0175> created at line 380
    Found 11-bit comparator greater for signal <n0178> created at line 393
    Found 11-bit comparator greater for signal <n0181> created at line 393
    Found 32-bit comparator greater for signal <n0185> created at line 393
    Found 12-bit comparator greater for signal <n0188> created at line 393
    Found 32-bit comparator greater for signal <n0196> created at line 405
    Found 12-bit comparator greater for signal <n0199> created at line 405
    Found 11-bit comparator greater for signal <n0202> created at line 405
    Found 11-bit comparator greater for signal <n0205> created at line 405
    Found 11-bit comparator lessequal for signal <n0780> created at line 563
    Found 12-bit comparator lessequal for signal <n0783> created at line 563
    Found 11-bit comparator lessequal for signal <n0786> created at line 563
    Found 11-bit comparator lessequal for signal <n0789> created at line 563
    Found 11-bit comparator lessequal for signal <n0793> created at line 565
    Found 12-bit comparator lessequal for signal <n0796> created at line 565
    Found 11-bit comparator lessequal for signal <n0799> created at line 565
    Found 12-bit comparator lessequal for signal <n0803> created at line 565
    Found 11-bit comparator lessequal for signal <n0807> created at line 569
    Found 11-bit comparator lessequal for signal <n0809> created at line 569
    Found 11-bit comparator lessequal for signal <n0812> created at line 569
    Found 11-bit comparator lessequal for signal <n0815> created at line 569
    Found 11-bit comparator lessequal for signal <n0819> created at line 571
    Found 11-bit comparator lessequal for signal <n0821> created at line 571
    Found 11-bit comparator lessequal for signal <n0824> created at line 571
    Found 11-bit comparator lessequal for signal <n0827> created at line 571
    Found 11-bit comparator lessequal for signal <n0831> created at line 573
    Found 11-bit comparator lessequal for signal <n0833> created at line 573
    Found 11-bit comparator lessequal for signal <n0836> created at line 573
    Found 11-bit comparator lessequal for signal <n0839> created at line 573
    Found 11-bit comparator lessequal for signal <n0843> created at line 575
    Found 11-bit comparator lessequal for signal <n0845> created at line 575
    Found 11-bit comparator lessequal for signal <n0848> created at line 575
    Found 11-bit comparator lessequal for signal <n0851> created at line 575
    Found 11-bit comparator lessequal for signal <n0855> created at line 577
    Found 11-bit comparator lessequal for signal <n0857> created at line 577
    Found 11-bit comparator lessequal for signal <n0860> created at line 577
    Found 11-bit comparator lessequal for signal <n0863> created at line 577
    Found 11-bit comparator lessequal for signal <n0868> created at line 579
    Found 11-bit comparator lessequal for signal <n0870> created at line 579
    Found 11-bit comparator lessequal for signal <n0873> created at line 579
    Found 11-bit comparator lessequal for signal <n0876> created at line 579
    Found 2-bit comparator greater for signal <n0881> created at line 593
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred 186 D-type flip-flop(s).
	inferred  94 Comparator(s).
	inferred  58 Multiplexer(s).
	inferred  17 Finite State Machine(s).
Unit <vga_display> synthesized.

Synthesizing Unit <ec311_ver3_8bit_counter_bin2bcd>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\ec311_ver3_8bit_counter_bin2bcd.v".
    Summary:
	no macro.
Unit <ec311_ver3_8bit_counter_bin2bcd> synthesized.

Synthesizing Unit <div_8u_7u>.
    Related source file is "".
    Found 15-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[6]_add_15_OUT[7:0]> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <div_8u_7u> synthesized.

Synthesizing Unit <mod_8u_7u>.
    Related source file is "".
    Found 15-bit adder for signal <GND_5_o_b[6]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <GND_5_o_b[6]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <GND_5_o_b[6]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <GND_5_o_b[6]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <GND_5_o_b[6]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <GND_5_o_b[6]_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[6]_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[6]_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_5_o_add_17_OUT> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_7u> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_6_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_6_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_6_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <mod_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_7_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_7_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_7_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_7_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_4u> synthesized.

Synthesizing Unit <clock_divider_4>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\clock_divider_4.v".
        COUNTER_DIV = 10
    Found 10-bit register for signal <counter>.
    Found 10-bit adder for signal <counter[9]_GND_8_o_add_1_OUT> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Latch(s).
Unit <clock_divider_4> synthesized.

Synthesizing Unit <seven_alternate>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\seven_alternate.v".
    Found 4-bit register for signal <AN>.
    Found 4-bit register for signal <small_bin>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_10_o_add_1_OUT> created at line 36.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_10_o_wide_mux_2_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_big_bin[15]_wide_mux_3_OUT> created at line 37.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_alternate> synthesized.

Synthesizing Unit <binary_to_segment>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\ec311_ver3_8bit_counter\bin2led7.v".
    Found 16x7-bit Read Only RAM for signal <seven>
    Summary:
	inferred   1 RAM(s).
Unit <binary_to_segment> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_controller_640_60.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_12_o_add_4_OUT> created at line 48.
    Found 11-bit adder for signal <vcounter[10]_GND_12_o_add_12_OUT> created at line 56.
    Found 11-bit comparator lessequal for signal <n0014> created at line 63
    Found 11-bit comparator greater for signal <hcounter[10]_GND_12_o_LessThan_20_o> created at line 63
    Found 11-bit comparator lessequal for signal <n0020> created at line 70
    Found 11-bit comparator greater for signal <vcounter[10]_GND_12_o_LessThan_23_o> created at line 70
    Found 11-bit comparator greater for signal <hcounter[10]_GND_12_o_LessThan_24_o> created at line 75
    Found 11-bit comparator greater for signal <vcounter[10]_GND_12_o_LessThan_25_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <vga_bsprite>.
    Related source file is "\\ad\eng\users\m\o\moisesr\My Documents\Xilinx Labs\Lab5\vga_bsprite.v".
        IMAGEWIDTH = 344
WARNING:Xst:647 - Input <blank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit adder for signal <n0027> created at line 45.
    Found 10-bit subtractor for signal <hc[10]_x0[10]_sub_3_OUT<9:0>> created at line 36.
    Found 10-bit subtractor for signal <vc[10]_y0[10]_sub_7_OUT<9:0>> created at line 41.
    Found 10x9-bit multiplier for signal <n0039> created at line 45.
    Found 11-bit comparator lessequal for signal <n0000> created at line 35
    Found 11-bit comparator greater for signal <hc[10]_x1[10]_LessThan_2_o> created at line 35
    Found 11-bit comparator lessequal for signal <n0006> created at line 40
    Found 11-bit comparator greater for signal <vc[10]_y1[10]_LessThan_6_o> created at line 40
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vga_bsprite> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 10x9-bit multiplier                                   : 2
# Adders/Subtractors                                   : 74
 10-bit adder                                          : 5
 10-bit subtractor                                     : 4
 11-bit adder                                          : 11
 11-bit subtractor                                     : 7
 12-bit adder                                          : 13
 12-bit subtractor                                     : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 19-bit adder                                          : 2
 2-bit adder                                           : 4
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 8-bit adder                                           : 13
 9-bit adder                                           : 4
# Registers                                            : 32
 1-bit register                                        : 5
 10-bit register                                       : 1
 11-bit register                                       : 14
 2-bit register                                        : 4
 24-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 4
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 144
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 38
 11-bit comparator lessequal                           : 40
 12-bit comparator greater                             : 18
 12-bit comparator lessequal                           : 7
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
 32-bit comparator greater                             : 12
 8-bit comparator lessequal                            : 14
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 294
 1-bit 2-to-1 multiplexer                              : 216
 10-bit 2-to-1 multiplexer                             : 4
 11-bit 2-to-1 multiplexer                             : 48
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/game_over_mem.ngc>.
Reading core <ipcore_dir/youwin_mem.ngc>.
Loading core <game_over_mem> for timing and area information for instance <gameover_mem>.
Loading core <youwin_mem> for timing and area information for instance <win_mem>.
WARNING:Xst:1293 - FF/Latch <x2brick5_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_6> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_4> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_6> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_8> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_4> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_3> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_3> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_4> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_6> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_3> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <binary_to_segment>.
INFO:Xst:3231 - The small RAM <Mram_seven> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bin>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven>         |          |
    -----------------------------------------------------------------------
Unit <binary_to_segment> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider_4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider_4> synthesized (advanced).

Synthesizing (advanced) Unit <seven_alternate>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_count[1]_GND_10_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[1]_GND_10_o_add_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_alternate> synthesized (advanced).

Synthesizing (advanced) Unit <vga_bsprite>.
	Multiplier <Mmult_n0039> in block <vga_bsprite> and adder/subtractor <Madd_n0027_Madd> in block <vga_bsprite> are combined into a MAC<Maddsub_n0039>.
Unit <vga_bsprite> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into counter <slow_count>: 1 register on signal <slow_count>.
The following registers are absorbed into accumulator <score>: 1 register on signal <score>.
The following registers are absorbed into counter <countfailure>: 1 register on signal <countfailure>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 2
 10x9-to-15-bit MAC                                    : 2
# Adders/Subtractors                                   : 66
 10-bit subtractor                                     : 4
 11-bit adder                                          : 5
 11-bit subtractor                                     : 7
 12-bit adder                                          : 9
 12-bit subtractor                                     : 2
 2-bit adder                                           : 2
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 32
# Counters                                             : 7
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 2-bit up counter                                      : 3
 24-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 161
 Flip-Flops                                            : 161
# Comparators                                          : 144
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 38
 11-bit comparator lessequal                           : 40
 12-bit comparator greater                             : 18
 12-bit comparator lessequal                           : 7
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
 32-bit comparator greater                             : 12
 8-bit comparator lessequal                            : 14
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 292
 1-bit 2-to-1 multiplexer                              : 216
 10-bit 2-to-1 multiplexer                             : 4
 11-bit 2-to-1 multiplexer                             : 46
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <x2brick4_6> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_4> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_6> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_8> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y1brick4_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_3> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick5_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_4> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick6_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_3> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick1_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_3> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_4> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick2_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_6> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick3_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x2brick4_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <x2brick3_1> in Unit <vga_display> is equivalent to the following 4 FFs/Latches, which will be removed : <x2brick3_3> <x2brick3_4> <x2brick3_7> <x2brick3_8> 
INFO:Xst:2261 - The FF/Latch <x2brick1_1> in Unit <vga_display> is equivalent to the following 4 FFs/Latches, which will be removed : <x2brick1_4> <x2brick1_5> <x2brick1_6> <x2brick1_8> 
INFO:Xst:2261 - The FF/Latch <x2brick5_1> in Unit <vga_display> is equivalent to the following 4 FFs/Latches, which will be removed : <x2brick5_4> <x2brick5_5> <x2brick5_6> <x2brick5_8> 
INFO:Xst:2261 - The FF/Latch <x2brick4_3> in Unit <vga_display> is equivalent to the following 5 FFs/Latches, which will be removed : <x2brick4_4> <x2brick4_8> <y1brick4_2> <y1brick4_3> <y1brick4_7> 
INFO:Xst:2261 - The FF/Latch <x2brick2_6> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <x2brick2_8> 
INFO:Xst:2261 - The FF/Latch <x2brick6_2> in Unit <vga_display> is equivalent to the following 4 FFs/Latches, which will be removed : <x2brick6_3> <x2brick6_6> <x2brick6_7> <x2brick6_8> 
INFO:Xst:2146 - In block <vga_display>, Counter <slow_count> <count> are equivalent, XST will keep only <slow_count>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <y1brick6[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00010001100 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <y2brick6[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00010100000 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <x1brick6[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00110011010 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <y1brick5[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00010001100 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <y2brick5[1:2]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 01
 00010100000 | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <x1brick5[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00101000000 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <y2brick4[1:11]> with user encoding.
----------------------------
 State       | Encoding
----------------------------
 00000000000 | 00000000000
 00010100000 | 00010100000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <x1brick4[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00011100110 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <y1brick3[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00010101010 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <y2brick3[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00010111110 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <x1brick3[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00101101000 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <y1brick2[1:2]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 01
 00010101010 | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <y2brick2[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00010111110 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <x1brick2[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00100001110 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <y1brick1[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 0
 00011001000 | 1
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <y2brick1[1:2]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 00000000000 | 01
 00011011100 | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <x1brick1[1:11]> with user encoding.
----------------------------
 State       | Encoding
----------------------------
 00000000000 | 00000000000
 00101000000 | 00101000000
----------------------------
WARNING:Xst:1293 - FF/Latch <score_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ydot_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ydot_1> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ydot_2> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <vga_bsprite> ...

Optimizing unit <seven_alternate> ...
WARNING:Xst:1293 - FF/Latch <yball_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <yball_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <xball_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vc/vcounter_10> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ydot_9> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <ydot_10> of sequential type is unconnected in block <vga_display>.
INFO:Xst:2261 - The FF/Latch <x2brick3_1> in Unit <vga_display> is equivalent to the following 3 FFs/Latches, which will be removed : <y1brick3_FSM_FFd1> <y2brick3_FSM_FFd1> <x1brick3_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <ydot_4> in Unit <vga_display> is equivalent to the following 4 FFs/Latches, which will be removed : <ydot_5> <ydot_6> <ydot_7> <ydot_8> 
INFO:Xst:2261 - The FF/Latch <slow_clk> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_23> 
INFO:Xst:2261 - The FF/Latch <x2brick4_3> in Unit <vga_display> is equivalent to the following 2 FFs/Latches, which will be removed : <y2brick4_FSM_FFd4> <x1brick4_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_0> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_0> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_1> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_1> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_2> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_2> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_3> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_3> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_4> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_4> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_5> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_5> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_6> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_6> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_7> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_7> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_8> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_8> 
INFO:Xst:2261 - The FF/Latch <clock_divider/counter_9> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <slow_count_9> 
INFO:Xst:2261 - The FF/Latch <x2brick5_1> in Unit <vga_display> is equivalent to the following 3 FFs/Latches, which will be removed : <y1brick5_FSM_FFd1> <y2brick5_FSM_FFd1> <x1brick5_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <x2brick6_2> in Unit <vga_display> is equivalent to the following 3 FFs/Latches, which will be removed : <y1brick6_FSM_FFd1> <y2brick6_FSM_FFd1> <x1brick6_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <x2brick1_1> in Unit <vga_display> is equivalent to the following 3 FFs/Latches, which will be removed : <x1brick1_FSM_FFd3> <y1brick1_FSM_FFd1> <y2brick1_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <xdot_1> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <xdot_2> 
INFO:Xst:2261 - The FF/Latch <xdot_4> in Unit <vga_display> is equivalent to the following 6 FFs/Latches, which will be removed : <xdot_5> <xdot_6> <xdot_7> <xdot_8> <xdot_9> <xdot_10> 
INFO:Xst:2261 - The FF/Latch <x2brick2_6> in Unit <vga_display> is equivalent to the following 3 FFs/Latches, which will be removed : <y1brick2_FSM_FFd1> <y2brick2_FSM_FFd1> <x1brick2_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 14.
FlipFlop vc/vcounter_2 has been replicated 1 time(s)
FlipFlop vc/vcounter_3 has been replicated 1 time(s)
FlipFlop vc/vcounter_4 has been replicated 1 time(s)
FlipFlop vc/vcounter_5 has been replicated 1 time(s)
FlipFlop vc/vcounter_6 has been replicated 1 time(s)
FlipFlop vc/vcounter_7 has been replicated 2 time(s)
FlipFlop vc/vcounter_8 has been replicated 1 time(s)
FlipFlop vc/vcounter_9 has been replicated 1 time(s)
FlipFlop x_10 has been replicated 1 time(s)
FlipFlop x_4 has been replicated 2 time(s)
FlipFlop x_5 has been replicated 2 time(s)
FlipFlop x_6 has been replicated 1 time(s)
FlipFlop x_7 has been replicated 1 time(s)
FlipFlop x_8 has been replicated 1 time(s)
FlipFlop x_9 has been replicated 1 time(s)
FlipFlop xball_0 has been replicated 1 time(s)
FlipFlop xball_1 has been replicated 1 time(s)
FlipFlop xball_2 has been replicated 1 time(s)
FlipFlop xball_4 has been replicated 1 time(s)
FlipFlop xball_5 has been replicated 1 time(s)
FlipFlop xball_6 has been replicated 1 time(s)
FlipFlop xball_7 has been replicated 1 time(s)
FlipFlop yball_1 has been replicated 1 time(s)
FlipFlop yball_2 has been replicated 1 time(s)
FlipFlop yball_3 has been replicated 1 time(s)
FlipFlop yball_4 has been replicated 1 time(s)
FlipFlop yball_5 has been replicated 1 time(s)
FlipFlop yball_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 157
 Flip-Flops                                            : 157

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1440
#      GND                         : 3
#      INV                         : 48
#      LUT1                        : 70
#      LUT2                        : 129
#      LUT3                        : 124
#      LUT4                        : 240
#      LUT5                        : 107
#      LUT6                        : 322
#      MUXCY                       : 263
#      MUXF7                       : 8
#      VCC                         : 3
#      XORCY                       : 123
# FlipFlops/Latches                : 168
#      FD                          : 67
#      FDE                         : 14
#      FDR                         : 22
#      FDRE                        : 56
#      FDSE                        : 8
#      LD                          : 1
# RAMS                             : 18
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 14
#      OBUF                        : 38
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             160  out of  18224     0%  
 Number of Slice LUTs:                 1040  out of   9112    11%  
    Number used as Logic:              1040  out of   9112    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1108
   Number with an unused Flip Flop:     948  out of   1108    85%  
   Number with an unused LUT:            68  out of   1108     6%  
   Number of fully used LUT-FF pairs:    92  out of   1108     8%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    232    22%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of     32    53%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                                                                                                                 | Load  |
-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                  | BUFGP                                                                                                                                 | 33    |
slow_clk                                                                             | BUFG                                                                                                                                  | 81    |
clock_divider/GND_8_o_GND_8_o_equal_4_o(clock_divider/GND_8_o_GND_8_o_equal_4_o<9>:O)| NONE(*)(clock_divider/clk_out)                                                                                                        | 1     |
clk_25Mhz                                                                            | BUFG                                                                                                                                  | 61    |
clock_divider/clk_out                                                                | NONE(seven_alternate/count_1)                                                                                                         | 10    |
gameover_mem/N1                                                                      | NONE(gameover_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 9     |
win_mem/N1                                                                           | NONE(win_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)     | 9     |
-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.653ns (Maximum Frequency: 93.871MHz)
   Minimum input arrival time before clock: 6.783ns
   Maximum output required time after clock: 9.825ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.220ns (frequency: 450.450MHz)
  Total number of paths / destination ports: 301 / 25
-------------------------------------------------------------------------
Delay:               2.220ns (Levels of Logic = 24)
  Source:            clock_divider/counter_1 (FF)
  Destination:       slow_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider/counter_1 to slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.715  clock_divider/counter_1 (clock_divider/counter_1)
     LUT1:I0->O            1   0.205   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<1>_rt (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<1> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<2> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<3> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<4> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<5> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<6> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<7> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<8> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<9> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<10> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<11> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<12> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<13> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<14> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<15> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<16> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<17> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<18> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<19> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<20> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<21> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<22> (Madd_slow_count[23]_GND_1_o_add_1_OUT_cy<22>)
     XORCY:CI->O           1   0.180   0.000  Madd_slow_count[23]_GND_1_o_add_1_OUT_xor<23> (slow_count[23]_GND_1_o_add_1_OUT<23>)
     FD:D                      0.102          slow_clk
    ----------------------------------------
    Total                      2.220ns (1.505ns logic, 0.715ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 10.229ns (frequency: 97.758MHz)
  Total number of paths / destination ports: 630373 / 132
-------------------------------------------------------------------------
Delay:               10.229ns (Levels of Logic = 13)
  Source:            x_10_1 (FF)
  Destination:       xball_5 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk rising

  Data Path: x_10_1 to xball_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  x_10_1 (x_10_1)
     LUT2:I0->O            6   0.203   0.745  _n3093<7>121_1 (_n3093<7>121)
     LUT6:I5->O            5   0.205   0.715  Mmux_x[10]_GND_1_o_mux_13_OUT131 (Mmux_x[10]_GND_1_o_mux_13_OUT13)
     LUT6:I5->O           21   0.205   1.114  Mmux_x[10]_GND_1_o_mux_13_OUT1 (Madd_n1567_cy<0>)
     LUT5:I4->O            4   0.205   0.684  Madd_n1567_cy<4>11 (Madd_n1567_cy<4>)
     LUT6:I5->O            2   0.205   0.845  Madd_n1567_xor<6>11 (n1567<6>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_n0025_lut<3> (Mcompar_n0025_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0025_cy<3> (Mcompar_n0025_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0025_cy<4> (Mcompar_n0025_cy<4>)
     MUXCY:CI->O          11   0.019   0.882  Mcompar_n0025_cy<5> (Mcompar_n0025_cy<5>)
     INV:I->O              1   0.206   0.579  Mcompar_n0025_cy<5>_inv_INV_0 (Mcompar_n0025_cy<5>_inv)
     MUXF7:S->O            1   0.148   0.580  Mmux_xball[10]_GND_1_o_mux_592_OUT34111 (Mmux_xball[10]_GND_1_o_mux_592_OUT3411)
     LUT6:I5->O            1   0.205   0.580  Mmux_xball[10]_GND_1_o_mux_592_OUT355_SW0 (N126)
     LUT6:I5->O            2   0.205   0.000  Mmux_xball[10]_GND_1_o_mux_592_OUT355 (xball[10]_GND_1_o_mux_592_OUT<5>)
     FDRE:D                    0.102          xball_5
    ----------------------------------------
    Total                     10.229ns (2.751ns logic, 7.478ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/GND_8_o_GND_8_o_equal_4_o'
  Clock period: 2.202ns (frequency: 454.102MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            clock_divider/clk_out (LATCH)
  Destination:       clock_divider/clk_out (LATCH)
  Source Clock:      clock_divider/GND_8_o_GND_8_o_equal_4_o falling
  Destination Clock: clock_divider/GND_8_o_GND_8_o_equal_4_o falling

  Data Path: clock_divider/clk_out to clock_divider/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.498   0.882  clock_divider/clk_out (clock_divider/clk_out)
     INV:I->O              1   0.206   0.579  clock_divider/clk_out_INV_429_o1_INV_0 (clock_divider/clk_out_INV_429_o)
     LD:D                      0.037          clock_divider/clk_out
    ----------------------------------------
    Total                      2.202ns (0.741ns logic, 1.461ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25Mhz'
  Clock period: 10.653ns (frequency: 93.871MHz)
  Total number of paths / destination ports: 260203 / 324
-------------------------------------------------------------------------
Delay:               10.653ns (Levels of Logic = 11)
  Source:            vc/vcounter_0 (FF)
  Destination:       gameover_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Source Clock:      clk_25Mhz rising
  Destination Clock: clk_25Mhz rising

  Data Path: vc/vcounter_0 to gameover_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.176  vc/vcounter_0 (vc/vcounter_0)
     LUT2:I0->O            1   0.203   0.000  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_lut<0>1 (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<0> (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<1> (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<2> (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<3> (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<4> (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<4>)
     MUXCY:CI->O          11   0.213   0.987  sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<5> (sprites_mem_2/Mcompar_vc[10]_y1[10]_LessThan_6_o_cy<5>)
     LUT3:I1->O            1   0.203   0.579  sprites_mem_2/Mmux_y11 (sprites_mem_2/y<0>)
     DSP48A1:B0->P13      10   4.394   1.201  sprites_mem_2/Maddsub_n0039 (addra2<13>)
     begin scope: 'win_mem:addra<13>'
     LUT5:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[4]_PWR_16_o_equal_17_o<4>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<16>)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                     10.653ns (6.131ns logic, 4.522ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/clk_out'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            seven_alternate/count_0 (FF)
  Destination:       seven_alternate/count_0 (FF)
  Source Clock:      clock_divider/clk_out rising
  Destination Clock: clock_divider/clk_out rising

  Data Path: seven_alternate/count_0 to seven_alternate/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  seven_alternate/count_0 (seven_alternate/count_0)
     INV:I->O              1   0.206   0.579  seven_alternate/Mcount_count_xor<0>11_INV_0 (seven_alternate/Result<0>)
     FD:D                      0.102          seven_alternate/count_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk'
  Total number of paths / destination ports: 120 / 81
-------------------------------------------------------------------------
Offset:              6.783ns (Levels of Logic = 5)
  Source:            resetloc (PAD)
  Destination:       x_8 (FF)
  Destination Clock: slow_clk rising

  Data Path: resetloc to x_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.222   1.960  resetloc_IBUF (N118)
     LUT6:I2->O            5   0.203   1.079  Madd_x[10]_GND_1_o_add_715_OUT_cy<4>11 (Madd_x[10]_GND_1_o_add_715_OUT_cy<4>)
     LUT6:I0->O            1   0.203   0.924  _n3093<8>7 (_n3093<8>7)
     LUT6:I1->O            1   0.203   0.684  _n3093<8>8 (_n3093<8>8)
     LUT5:I3->O            2   0.203   0.000  _n3093<8>9 (_n3093<8>)
     FD:D                      0.102          x_8
    ----------------------------------------
    Total                      6.783ns (2.136ns logic, 4.647ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 3)
  Source:            R_control<1> (PAD)
  Destination:       R_1 (FF)
  Destination Clock: clk rising

  Data Path: R_control<1> to R_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  R_control_1_IBUF (Madd_R_control[2]_GND_1_o_add_813_OUT_lut<1>)
     LUT6:I0->O            1   0.203   0.684  Mmux_GND_1_o_R2[2]_mux_843_OUT2_SW0 (N24)
     LUT6:I4->O            1   0.203   0.000  Mmux_GND_1_o_R2[2]_mux_843_OUT2 (GND_1_o_R2[2]_mux_843_OUT<1>)
     FDR:D                     0.102          R_1
    ----------------------------------------
    Total                      3.429ns (1.730ns logic, 1.699ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vc/vcounter_9 (FF)
  Destination Clock: clk_25Mhz rising

  Data Path: rst to vc/vcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          vc/hcounter_0
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/clk_out'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            seven_alternate/small_bin_0 (FF)
  Destination:       seg_7<6> (PAD)
  Source Clock:      clock_divider/clk_out rising

  Data Path: seven_alternate/small_bin_0 to seg_7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  seven_alternate/small_bin_0 (seven_alternate/small_bin_0)
     LUT4:I0->O            1   0.203   0.579  bin2led7/Mram_seven21 (seg_7_2_OBUF)
     OBUF:I->O                 2.571          seg_7_2_OBUF (seg_7<2>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 4482 / 18
-------------------------------------------------------------------------
Offset:              9.825ns (Levels of Logic = 8)
  Source:            vc/vcounter_0 (FF)
  Destination:       R2<1> (PAD)
  Source Clock:      clk_25Mhz rising

  Data Path: vc/vcounter_0 to R2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.071  vc/vcounter_0 (vc/vcounter_0)
     INV:I->O              1   0.206   0.000  sprites_mem_2/Msub_vc[10]_y0[10]_sub_7_OUT<9:0>_lut<0>1_INV_0 (sprites_mem_2/Msub_vc[10]_y0[10]_sub_7_OUT<9:0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sprites_mem_2/Msub_vc[10]_y0[10]_sub_7_OUT<9:0>_cy<0> (sprites_mem_2/Msub_vc[10]_y0[10]_sub_7_OUT<9:0>_cy<0>)
     XORCY:CI->O           2   0.180   0.961  sprites_mem_2/Msub_vc[10]_y0[10]_sub_7_OUT<9:0>_xor<1> (sprites_mem_2/vc[10]_y0[10]_sub_7_OUT<1>)
     LUT5:I0->O            1   0.203   0.924  sprites_mem_2/GND_13_o_GND_13_o_AND_170_o1 (sprites_mem_2/GND_13_o_GND_13_o_AND_170_o1)
     LUT6:I1->O            1   0.203   0.827  sprites_mem_2/GND_13_o_GND_13_o_AND_170_o2 (sprites_mem_2/GND_13_o_GND_13_o_AND_170_o2)
     LUT6:I2->O           13   0.203   1.037  sprites_mem_2/GND_13_o_GND_13_o_AND_170_o5 (sprites_mem_2/GND_13_o_GND_13_o_AND_170_o)
     LUT2:I0->O            2   0.203   0.616  sprites_mem_2/Mmux_G21 (G2_1_OBUF)
     OBUF:I->O                 2.571          G2_1_OBUF (G2<1>)
    ----------------------------------------
    Total                      9.825ns (4.388ns logic, 5.437ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.220|         |         |         |
clk_25Mhz      |   11.906|         |         |         |
slow_clk       |   10.823|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |   10.653|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_divider/GND_8_o_GND_8_o_equal_4_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clock_divider/GND_8_o_GND_8_o_equal_4_o|         |         |    2.202|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_divider/clk_out
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clock_divider/clk_out|    2.190|         |         |         |
slow_clk             |    6.216|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slow_clk       |   10.229|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.23 secs
 
--> 

Total memory usage is 306196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  153 (   0 filtered)
Number of infos    :   30 (   0 filtered)

