#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan  6 13:37:06 2023
# Process ID: 17136
# Current directory: C:/Users/SFG/Documents/My notes/32BitProcessor/Digital_Design_Project/Top_Level_Datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14168 C:\Users\SFG\Documents\My notes\32BitProcessor\Digital_Design_Project\Top_Level_Datapath\Top_Level_Datapath.xpr
# Log file: C:/Users/SFG/Documents/My notes/32BitProcessor/Digital_Design_Project/Top_Level_Datapath/vivado.log
# Journal file: C:/Users/SFG/Documents/My notes/32BitProcessor/Digital_Design_Project/Top_Level_Datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SFG/Documents/My notes/32BitProcessor/Digital_Design_Project/Top_Level_Datapath/Top_Level_Datapath.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SFG/Documents/My notes/32BitProcessor/Digital_Design_Project/Top_Level_Datapath'
INFO: [Project 1-313] Project file moved from 'C:/Users/SFG/Desktop/Digital_Design_Project/Top_Level_Datapath' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'Top_Level_Datapath.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as Top_Level_Datapath_v2018_default C:/Users/SFG/Top_Level_Datapath_v2018_default -force
save_project_as: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 735.289 ; gain = 2.734
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
launch_runs synth_1 -jobs 4
[Fri Jan  6 13:38:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/constrs_1/new/TestData.xdc]
Finished Parsing XDC File [C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/constrs_1/new/TestData.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.742 ; gain = 390.355
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/xsim.dir/Top_Level_Datapath_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  6 13:42:23 2023...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1579.070 ; gain = 416.539
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.480 ; gain = 842.094
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/ALU32Bit/ALU32Bit.srcs/sources_1/new/ALU32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/Adder/Adder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/Controller/Controller.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/InstructionMemory/InstructionMemory.srcs/sources_1/new/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/Mux32Bit2to1/Mux32Bit2to1.srcs/sources_1/new/Mux32Bit2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux32Bit2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/new/Mux5Bit2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux5Bit2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/PCAdder/PCAdder.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/ShiftLeft2/ShiftLeft2.srcs/sources_1/new/ShiftLeft2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftLeft2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/SignExtension/SignExtension.srcs/sources_1/new/SignExtension.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SignExtension'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/new/Top_Level_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sources_1/imports/Digital_Design_Project/RegisterFile/RegisterFile.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1605.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1608.945 ; gain = 3.059
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1637.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1637.953 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1637.953 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1637.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1637.953 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1639.531 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1686.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1686.578 ; gain = 0.480
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'PCAdder'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000001000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111001000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110110100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001101010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101100100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1686.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1688.395 ; gain = 1.816
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jan  6 20:27:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/constrs_1/new/TestData.xdc]
Finished Parsing XDC File [C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/constrs_1/new/TestData.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Top_Level_Datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim/Top_Level_Datapath_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU32Bit'
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_Datapath'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce711cca9670465887d878eee3edbac6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_Datapath_tb_func_synth xil_defaultlib.Top_Level_Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ALU32Bit [alu32bit_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100110010001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100100011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100100010001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000100110011001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010111110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011110111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111011111100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111101110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111110100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000000000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100100000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100001000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111010101010111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000011101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010001110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000100000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001100110011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101011101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000100110011100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001010110010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000110110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101011001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000010100001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001000001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110101001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100111101000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011010100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111111110100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011000000110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001110111100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000001110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000001100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100001011")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000010110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010000101011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000010001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011010100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011100110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110101010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101011101111...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(is_clkardclk_inverted=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structure of entity xil_defaultlib.Top_Level_Datapath [top_level_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1691.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Datapath_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Top_Level_Datapath_tb} -tclbatch {Top_Level_Datapath_tb.tcl} -view {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg
source Top_Level_Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Datapath_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1697.469 ; gain = 6.008
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {C:/Users/SFG/Top_Level_Datapath_v2018_default/Top_Level_Datapath_v2018_default.srcs/sim_1/imports/Top_Level_Datapath/Top_Level_Datapath_tb_func_synth1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  6 22:23:48 2023...
