{
  "processor": "WDC 65C02",
  "year": 1983,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 4.0,
    "transistors": 8000,
    "technology": "CMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      7
    ],
    "typical_cpi": 3.2
  },
  "validated_performance": {
    "ips_min": 800000,
    "ips_max": 1500000,
    "mips_typical": 0.8
  },
  "notes": "CMOS 6502 with bug fixes",
  "model_accuracy": {
    "target_error_pct": 15,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "WDC 65C02 Datasheet",
      "url": "https://www.westerndesigncenter.com/wdc/documentation/w65c02s.pdf",
      "verified": false
    },
    {
      "type": "wikichip",
      "name": "Wikichip",
      "url": "https://en.wikichip.org/wiki/mos_technology/6502",
      "verified": false
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/MOS_Technology_6502",
      "verified": false
    },
    {
      "type": "vice",
      "name": "Vice",
      "url": "https://vice-emu.sourceforge.io/",
      "verified": false
    }
  ],
  "validation_date": "2026-01-27",
  "timing_tests": [
    {
      "name": "LDA_imm",
      "category": "data_transfer",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "LDA_zp",
      "category": "memory",
      "expected_cycles": 3,
      "source": "datasheet"
    },
    {
      "name": "ADC_imm",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "BRA",
      "category": "control",
      "expected_cycles": 3,
      "source": "datasheet",
      "notes": "New instruction"
    },
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 2,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "LDA_abs",
      "category": "memory",
      "expected_cycles": 4,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "STA_zp",
      "category": "memory",
      "expected_cycles": 3,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "STA_abs",
      "category": "memory",
      "expected_cycles": 4,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "ADC_zp",
      "category": "alu",
      "expected_cycles": 3,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "INX",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "DEX",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "JMP_abs",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "JSR",
      "category": "control",
      "expected_cycles": 6,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "RTS",
      "category": "control",
      "expected_cycles": 6,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "BEQ_taken",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "BEQ_not_taken",
      "category": "control",
      "expected_cycles": 2,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "PHA",
      "category": "stack",
      "expected_cycles": 3,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "PLA",
      "category": "stack",
      "expected_cycles": 4,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    }
  ],
  "accuracy": {
    "expected_cpi": 3.2,
    "expected_ipc": 0.3125,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 3.200,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-28",
    "notes": "CMOS optimizations - faster indexed addressing, new instructions"
  }
}