

================================================================
== Vitis HLS Report for 'set_hash_stream'
================================================================
* Date:           Wed Jun  7 23:11:32 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  7.894 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%aux_diff_loc = alloca i64 1"   --->   Operation 20 'alloca' 'aux_diff_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%aux_perm_loc = alloca i64 1"   --->   Operation 21 'alloca' 'aux_perm_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%h256 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %hash_strm" [chls/sub_modules.cpp:38]   --->   Operation 22 'read' 'h256' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @set_hash_stream_Pipeline_VITIS_LOOP_39_1, i1 %end_hash_strm"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (2.76ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_43_2, i256 %h256, i12 %aux_perm_loc" [chls/sub_modules.cpp:38]   --->   Operation 25 'call' 'call_ln38' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [2/2] (2.76ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_48_3, i256 %h256, i12 %aux_diff_loc" [chls/sub_modules.cpp:38]   --->   Operation 26 'call' 'call_ln38' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @set_hash_stream_Pipeline_VITIS_LOOP_39_1, i1 %end_hash_strm"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/2] (1.21ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_43_2, i256 %h256, i12 %aux_perm_loc" [chls/sub_modules.cpp:38]   --->   Operation 28 'call' 'call_ln38' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/2] (1.20ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_48_3, i256 %h256, i12 %aux_diff_loc" [chls/sub_modules.cpp:38]   --->   Operation 29 'call' 'call_ln38' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.89>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%aux_perm_loc_load = load i12 %aux_perm_loc"   --->   Operation 30 'load' 'aux_perm_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%aux_diff_loc_load = load i12 %aux_diff_loc"   --->   Operation 31 'load' 'aux_diff_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i12 %aux_perm_loc_load" [chls/sub_modules.cpp:53]   --->   Operation 32 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.42ns)   --->   Input mux for Operation 33 '%conv = uitofp i32 %zext_ln53'
ST_4 : Operation 33 [3/3] (7.46ns)   --->   "%conv = uitofp i32 %zext_ln53" [chls/sub_modules.cpp:53]   --->   Operation 33 'uitofp' 'conv' <Predicate = true> <Delay = 7.46> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %aux_diff_loc_load" [chls/sub_modules.cpp:54]   --->   Operation 34 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.42ns)   --->   Input mux for Operation 35 '%conv1 = uitofp i32 %zext_ln54'
ST_4 : Operation 35 [3/3] (7.46ns)   --->   "%conv1 = uitofp i32 %zext_ln54" [chls/sub_modules.cpp:54]   --->   Operation 35 'uitofp' 'conv1' <Predicate = true> <Delay = 7.46> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.89>
ST_5 : Operation 36 [2/3] (7.89ns)   --->   "%conv = uitofp i32 %zext_ln53" [chls/sub_modules.cpp:53]   --->   Operation 36 'uitofp' 'conv' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 37 [2/3] (7.89ns)   --->   "%conv1 = uitofp i32 %zext_ln54" [chls/sub_modules.cpp:54]   --->   Operation 37 'uitofp' 'conv1' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 38 [1/3] (7.89ns)   --->   "%conv = uitofp i32 %zext_ln53" [chls/sub_modules.cpp:53]   --->   Operation 38 'uitofp' 'conv' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 39 [1/3] (7.89ns)   --->   "%conv1 = uitofp i32 %zext_ln54" [chls/sub_modules.cpp:54]   --->   Operation 39 'uitofp' 'conv1' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 40 '%div = fdiv i32 %conv, i32 16000'
ST_7 : Operation 40 [9/9] (6.63ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 40 'fdiv' 'div' <Predicate = true> <Delay = 6.63> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 41 '%div1 = fdiv i32 %conv1, i32 16000'
ST_7 : Operation 41 [9/9] (6.63ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 41 'fdiv' 'div1' <Predicate = true> <Delay = 6.63> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 42 [8/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [8/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 43 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 44 [7/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 44 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [7/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 45 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 46 [6/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 46 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [6/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 47 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 48 [5/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 48 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [5/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 49 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 50 [4/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 50 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [4/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 51 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 52 [3/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 52 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [3/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 53 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 54 [2/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 55 [2/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 55 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 56 [1/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 57 [1/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 57 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : [1/1] (0.42ns)   --->   Input mux for Operation 58 '%m_perm_write_assign = fadd i32 %div, i32 0.3'
ST_16 : Operation 58 [4/4] (6.01ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 58 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.42ns)   --->   Input mux for Operation 59 '%m_diff_write_assign = fadd i32 %div1, i32 0.1'
ST_16 : Operation 59 [4/4] (6.01ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 59 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 60 [3/4] (6.43ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 60 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 61 [3/4] (6.43ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 61 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 62 [2/4] (6.43ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 62 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [2/4] (6.43ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 63 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/4] (6.43ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 66 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 67 [1/4] (6.43ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 67 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %m_perm_write_assign" [chls/sub_modules.cpp:56]   --->   Operation 68 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %m_diff_write_assign" [chls/sub_modules.cpp:56]   --->   Operation 69 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln56 = ret i64 %mrv_1" [chls/sub_modules.cpp:56]   --->   Operation 70 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.838ns
The critical path consists of the following:
	fifo read operation ('h256', chls/sub_modules.cpp:38) on port 'hash_strm' (chls/sub_modules.cpp:38) [7]  (1.838 ns)

 <State 2>: 2.769ns
The critical path consists of the following:
	'call' operation ('call_ln38', chls/sub_modules.cpp:38) to 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' [10]  (2.769 ns)

 <State 3>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln38', chls/sub_modules.cpp:38) to 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' [10]  (1.216 ns)

 <State 4>: 7.894ns
The critical path consists of the following:
	'load' operation ('aux_perm_loc_load') on local variable 'aux_perm_loc' [11]  (0.000 ns)
	multiplexor before operation 'uitofp' with delay (0.427 ns)
'uitofp' operation ('conv', chls/sub_modules.cpp:53) [15]  (7.467 ns)

 <State 5>: 7.894ns
The critical path consists of the following:
	'uitofp' operation ('conv', chls/sub_modules.cpp:53) [15]  (7.894 ns)

 <State 6>: 7.894ns
The critical path consists of the following:
	'uitofp' operation ('conv', chls/sub_modules.cpp:53) [15]  (7.894 ns)

 <State 7>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.427 ns)
'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (6.630 ns)

 <State 8>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 9>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 10>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 11>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 12>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 13>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 14>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 15>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', chls/sub_modules.cpp:53) [16]  (7.057 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.427 ns)
'fadd' operation ('m_perm', chls/sub_modules.cpp:53) [17]  (6.010 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('m_perm', chls/sub_modules.cpp:53) [17]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('m_perm', chls/sub_modules.cpp:53) [17]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('m_perm', chls/sub_modules.cpp:53) [17]  (6.437 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
