#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f9225afea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f9225b0030 .scope module, "draw_line_tb" "draw_line_tb" 3 2;
 .timescale -9 -12;
P_000001f9225ac610 .param/l "DL_CORDW" 1 3 57, +C4<00000000000000000000000000010000>;
P_000001f9225ac648 .param/l "MAX_CYCLES" 1 3 5, +C4<00000000000000000000000000010100>;
P_000001f9225ac680 .param/l "WIDTH" 1 3 3, +C4<00000000000000000000000000000101>;
P_000001f9225ac6b8 .param/l "WIDTH_CNT" 1 3 4, +C4<00000000000000000000000000100000>;
L_000001f9226600d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f92262a3f0_0 .net/2u *"_ivl_2", 31 0, L_000001f9226600d0;  1 drivers
v000001f92262a530_0 .var "adv", 0 0;
v000001f9226293b0_0 .var "clk", 0 0;
v000001f9226291d0_0 .net "cycle_count", 31 0, v000001f92262a0d0_0;  1 drivers
v000001f9226294f0_0 .net "done", 0 0, L_000001f9226a8310;  1 drivers
v000001f92262a5d0_0 .net "drawing", 0 0, L_000001f9226a88c0;  1 drivers
v000001f922629130_0 .var "init", 0 0;
L_000001f922660118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f922629270_0 .net "oe", 0 0, L_000001f922660118;  1 drivers
v000001f92262a7b0_0 .var "rst", 0 0;
v000001f92262a850_0 .net "start", 0 0, L_000001f92262ba00;  1 drivers
v000001f922629630_0 .var "tic", 0 0;
v000001f9226296d0_0 .var "toc", 0 0;
v000001f922629810_0 .net "x", 15 0, L_000001f922308d50;  1 drivers
L_000001f922660160 .functor BUFT 1, C4<0000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f92262c540_0 .net "x0", 15 0, L_000001f922660160;  1 drivers
L_000001f9226601f0 .functor BUFT 1, C4<0000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f92262bf00_0 .net "x1", 15 0, L_000001f9226601f0;  1 drivers
v000001f92262c0e0_0 .net "y", 15 0, L_000001f9225adbb0;  1 drivers
L_000001f9226601a8 .functor BUFT 1, C4<0000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f92262c400_0 .net "y0", 15 0, L_000001f9226601a8;  1 drivers
L_000001f922660238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f92262b5a0_0 .net "y1", 15 0, L_000001f922660238;  1 drivers
E_000001f9225baa50 .event anyedge, v000001f92262ad50_0;
L_000001f92262ba00 .cmp/eq 32, v000001f92262a0d0_0, L_000001f9226600d0;
S_000001f9225ac890 .scope module, "_draw_line" "draw_line" 3 62, 4 1 0, S_000001f9225b0030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "oe";
    .port_info 4 /INPUT 16 "x0";
    .port_info 5 /INPUT 16 "y0";
    .port_info 6 /INPUT 16 "x1";
    .port_info 7 /INPUT 16 "y1";
    .port_info 8 /OUTPUT 16 "x";
    .port_info 9 /OUTPUT 16 "y";
    .port_info 10 /OUTPUT 1 "drawing";
    .port_info 11 /OUTPUT 1 "done";
P_000001f9225bab10 .param/l "XY_BITW" 0 4 2, +C4<00000000000000000000000000010000>;
L_000001f922308d50 .functor BUFZ 16, v000001f9225b7e10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f9225adbb0 .functor BUFZ 16, v000001f9225b70f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f9226a8cb0 .functor AND 1, L_000001f92262b320, L_000001f92262cb80, C4<1>, C4<1>;
L_000001f9226a8310 .functor BUFZ 1, v000001f9225b7730_0, C4<0>, C4<0>, C4<0>;
L_000001f9226a84d0 .functor AND 1, v000001f9225b7190_0, L_000001f92262c680, C4<1>, C4<1>;
L_000001f9226a88c0 .functor BUFZ 1, L_000001f9226a84d0, C4<0>, C4<0>, C4<0>;
v000001f9225b7730_0 .var "_done", 0 0;
v000001f9225b7a50_0 .net *"_ivl_10", 0 0, L_000001f92262b320;  1 drivers
v000001f9225b7af0_0 .net *"_ivl_12", 0 0, L_000001f92262cb80;  1 drivers
v000001f9225b7c30_0 .net *"_ivl_19", 0 0, L_000001f92262c680;  1 drivers
v000001f9225b7e10_0 .var/s "_x", 15 0;
v000001f9225b70f0_0 .var/s "_y", 15 0;
v000001f9225b7190_0 .var "active", 0 0;
v000001f9226299f0_0 .net "clk", 0 0, v000001f9226293b0_0;  1 drivers
v000001f922629950_0 .net "done", 0 0, L_000001f9226a8310;  alias, 1 drivers
v000001f92262a2b0_0 .var "down", 0 0;
v000001f92262a990_0 .net "drawing", 0 0, L_000001f9226a88c0;  alias, 1 drivers
v000001f92262aa30_0 .var/s "dx", 32 0;
v000001f92262adf0_0 .var/s "dy", 32 0;
v000001f922629310_0 .var/s "err", 32 0;
v000001f92262a8f0_0 .net "mov_vec", 1 0, L_000001f92262b140;  1 drivers
v000001f922629ef0_0 .var "movx", 0 0;
v000001f92262a170_0 .var "movy", 0 0;
v000001f92262a490_0 .net "oe", 0 0, L_000001f922660118;  alias, 1 drivers
v000001f92262aad0_0 .var "right", 0 0;
v000001f92262ab70_0 .net "rst", 0 0, v000001f92262a7b0_0;  1 drivers
v000001f922629590_0 .net "start", 0 0, L_000001f92262ba00;  alias, 1 drivers
v000001f922629bd0_0 .var "swap", 0 0;
v000001f922629d10_0 .net "tmp_active", 0 0, L_000001f9226a84d0;  1 drivers
v000001f92262a670_0 .net "tmp_done", 0 0, L_000001f9226a8cb0;  1 drivers
v000001f922629450_0 .var/s "tmp_err", 32 0;
v000001f92262ac10_0 .var/s "tmp_x", 15 0;
v000001f92262ae90_0 .var/s "tmp_y", 15 0;
v000001f92262a210_0 .net "x", 15 0, L_000001f922308d50;  alias, 1 drivers
v000001f922629c70_0 .net "x0", 15 0, L_000001f922660160;  alias, 1 drivers
v000001f9226298b0_0 .net "x1", 15 0, L_000001f9226601f0;  alias, 1 drivers
v000001f922629090_0 .net "x_done", 0 0, L_000001f92262c2c0;  1 drivers
v000001f922629db0_0 .var "xa", 15 0;
v000001f92262af30_0 .var "xb", 15 0;
v000001f922629a90_0 .net "y", 15 0, L_000001f9225adbb0;  alias, 1 drivers
v000001f922629b30_0 .net "y0", 15 0, L_000001f9226601a8;  alias, 1 drivers
v000001f922629e50_0 .net "y1", 15 0, L_000001f922660238;  alias, 1 drivers
v000001f92262a710_0 .net "y_done", 0 0, L_000001f92262c180;  1 drivers
v000001f922629f90_0 .var "ya", 15 0;
v000001f922629770_0 .var "yb", 15 0;
E_000001f9225badd0 .event posedge, v000001f92262ab70_0, v000001f9226299f0_0;
E_000001f9225baa90/0 .event anyedge, v000001f922629ef0_0, v000001f922629090_0, v000001f92262aad0_0, v000001f9225b7e10_0;
E_000001f9225baa90/1 .event anyedge, v000001f92262a170_0, v000001f92262a710_0, v000001f92262a2b0_0, v000001f9225b70f0_0;
E_000001f9225baa90/2 .event anyedge, v000001f92262a8f0_0, v000001f922629310_0, v000001f92262adf0_0, v000001f92262aa30_0;
E_000001f9225baa90 .event/or E_000001f9225baa90/0, E_000001f9225baa90/1, E_000001f9225baa90/2;
E_000001f9225bb350 .event anyedge, v000001f922629310_0, v000001f92262adf0_0, v000001f92262aa30_0;
E_000001f9225bb390 .event posedge, v000001f9226299f0_0;
E_000001f9225bad10 .event anyedge, v000001f922629b30_0, v000001f922629e50_0, v000001f922629c70_0, v000001f9226298b0_0;
L_000001f92262b140 .concat [ 1 1 0 0], v000001f92262a170_0, v000001f922629ef0_0;
L_000001f92262c2c0 .cmp/eq 16, v000001f9225b7e10_0, v000001f92262af30_0;
L_000001f92262c180 .cmp/eq 16, v000001f9225b70f0_0, v000001f922629770_0;
L_000001f92262b320 .cmp/eq 16, v000001f92262ac10_0, v000001f92262af30_0;
L_000001f92262cb80 .cmp/eq 16, v000001f92262ae90_0, v000001f922629770_0;
L_000001f92262c680 .reduce/nor v000001f9225b7730_0;
S_000001f9225cf910 .scope module, "cycle_counter" "tb_counter" 3 24, 3 75 0, S_000001f9225b0030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "o";
P_000001f9225bb610 .param/l "WIDTH" 0 3 76, +C4<00000000000000000000000000100000>;
v000001f92262acb0_0 .net "clk", 0 0, v000001f9226293b0_0;  alias, 1 drivers
L_000001f922660088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f92262a030_0 .net "clk_en", 0 0, L_000001f922660088;  1 drivers
v000001f92262a0d0_0 .var "cnt", 31 0;
v000001f92262ad50_0 .net "o", 31 0, v000001f92262a0d0_0;  alias, 1 drivers
v000001f92262a350_0 .net "rst", 0 0, v000001f92262a7b0_0;  alias, 1 drivers
S_000001f9225c4080 .scope begin, "proc_count" "proc_count" 3 85, 3 85 0, S_000001f9225cf910;
 .timescale -9 -12;
S_000001f9225c4210 .scope begin, "poc_tic_toc" "poc_tic_toc" 3 35, 3 35 0, S_000001f9225b0030;
 .timescale -9 -12;
S_000001f9225ac700 .scope module, "tb_counter_with_load" "tb_counter_with_load" 3 94;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "load_en";
    .port_info 4 /INPUT 64 "i";
    .port_info 5 /OUTPUT 64 "o";
P_000001f9225ba9d0 .param/l "WIDTH" 0 3 95, +C4<00000000000000000000000001000000>;
L_000001f9226a8d20 .functor BUFZ 64, v000001f92262b8c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
o000001f9225d3188 .functor BUFZ 1, C4<z>; HiZ drive
v000001f92262c360_0 .net "clk", 0 0, o000001f9225d3188;  0 drivers
o000001f9225d31b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f92262c7c0_0 .net "clk_en", 0 0, o000001f9225d31b8;  0 drivers
v000001f92262b8c0_0 .var "cnt", 63 0;
o000001f9225d3218 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f92262b960_0 .net "i", 63 0, o000001f9225d3218;  0 drivers
o000001f9225d3248 .functor BUFZ 1, C4<z>; HiZ drive
v000001f92262ce00_0 .net "load_en", 0 0, o000001f9225d3248;  0 drivers
v000001f92262c9a0_0 .net "o", 63 0, L_000001f9226a8d20;  1 drivers
o000001f9225d32a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f92262ca40_0 .net "rst", 0 0, o000001f9225d32a8;  0 drivers
E_000001f9225bac10 .event posedge, v000001f92262ca40_0, v000001f92262c360_0;
S_000001f92262d060 .scope begin, "proc_count" "proc_count" 3 106, 3 106 0, S_000001f9225ac700;
 .timescale -9 -12;
    .scope S_000001f9225cf910;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f92262a0d0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000001f9225cf910;
T_1 ;
    %wait E_000001f9225badd0;
    %fork t_1, S_000001f9225c4080;
    %jmp t_0;
    .scope S_000001f9225c4080;
t_1 ;
    %load/vec4 v000001f92262a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f92262a0d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f92262a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f92262a0d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f92262a0d0_0, 0;
T_1.2 ;
T_1.1 ;
    %end;
    .scope S_000001f9225cf910;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9225ac890;
T_2 ;
Ewait_0 .event/or E_000001f9225bad10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f922629e50_0;
    %load/vec4 v000001f922629b30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001f922629bd0_0, 0, 1;
    %load/vec4 v000001f922629c70_0;
    %store/vec4 v000001f922629db0_0, 0, 16;
    %load/vec4 v000001f9226298b0_0;
    %store/vec4 v000001f92262af30_0, 0, 16;
    %load/vec4 v000001f922629b30_0;
    %store/vec4 v000001f922629f90_0, 0, 16;
    %load/vec4 v000001f922629e50_0;
    %store/vec4 v000001f922629770_0, 0, 16;
    %load/vec4 v000001f922629db0_0;
    %load/vec4 v000001f92262af30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001f92262aad0_0, 0, 1;
    %load/vec4 v000001f922629f90_0;
    %load/vec4 v000001f922629770_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001f92262a2b0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f9225ac890;
T_3 ;
    %wait E_000001f9225bb390;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f9225ac890;
T_4 ;
Ewait_1 .event/or E_000001f9225bb350, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001f92262adf0_0;
    %load/vec4 v000001f922629310_0;
    %muli 2, 0, 33;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001f922629ef0_0, 0, 1;
    %load/vec4 v000001f92262aa30_0;
    %load/vec4 v000001f922629310_0;
    %muli 2, 0, 33;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001f92262a170_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f9225ac890;
T_5 ;
Ewait_2 .event/or E_000001f9225baa90, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001f922629ef0_0;
    %load/vec4 v000001f922629090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000001f92262aad0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001f9225b7e10_0;
    %addi 1, 0, 16;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v000001f9225b7e10_0;
    %subi 1, 0, 16;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001f9225b7e10_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v000001f92262ac10_0, 0, 16;
    %load/vec4 v000001f92262a170_0;
    %load/vec4 v000001f92262a710_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %load/vec4 v000001f92262a2b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001f9225b70f0_0;
    %addi 1, 0, 16;
    %jmp/1 T_5.7, 9;
T_5.6 ; End of true expr.
    %load/vec4 v000001f9225b70f0_0;
    %subi 1, 0, 16;
    %jmp/0 T_5.7, 9;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001f9225b70f0_0;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %store/vec4 v000001f92262ae90_0, 0, 16;
    %load/vec4 v000001f92262a8f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %load/vec4 v000001f922629310_0;
    %store/vec4 v000001f922629450_0, 0, 33;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v000001f922629310_0;
    %load/vec4 v000001f92262adf0_0;
    %add;
    %store/vec4 v000001f922629450_0, 0, 33;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v000001f922629310_0;
    %load/vec4 v000001f92262aa30_0;
    %add;
    %store/vec4 v000001f922629450_0, 0, 33;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v000001f922629310_0;
    %load/vec4 v000001f92262aa30_0;
    %add;
    %load/vec4 v000001f92262adf0_0;
    %add;
    %store/vec4 v000001f922629450_0, 0, 33;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f9225ac890;
T_6 ;
    %wait E_000001f9225badd0;
    %load/vec4 v000001f92262ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f9225b7e10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f9225b70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9225b7730_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001f922629310_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001f92262aa30_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001f92262adf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f9225b7190_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f922629590_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %load/vec4 v000001f922629590_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v000001f922629db0_0;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v000001f92262ac10_0;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v000001f9225b7e10_0, 0;
    %load/vec4 v000001f922629590_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v000001f922629f90_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v000001f92262ae90_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v000001f9225b70f0_0, 0;
    %load/vec4 v000001f9225b7730_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v000001f922629590_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.11, 9;
T_6.10 ; End of true expr.
    %load/vec4 v000001f92262a670_0;
    %jmp/0 T_6.11, 9;
 ; End of false expr.
    %blend;
T_6.11;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v000001f9225b7730_0, 0;
    %load/vec4 v000001f922629590_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v000001f92262aa30_0;
    %load/vec4 v000001f92262adf0_0;
    %add;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v000001f922629450_0;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f922629310_0, 0;
    %load/vec4 v000001f92262aad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %load/vec4 v000001f92262af30_0;
    %pad/u 33;
    %load/vec4 v000001f922629db0_0;
    %pad/u 33;
    %sub;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v000001f922629db0_0;
    %pad/u 33;
    %load/vec4 v000001f92262af30_0;
    %pad/u 33;
    %sub;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f92262aa30_0, 0;
    %load/vec4 v000001f92262a2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %load/vec4 v000001f922629770_0;
    %pad/u 33;
    %load/vec4 v000001f922629f90_0;
    %pad/u 33;
    %sub;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000001f922629f90_0;
    %pad/u 33;
    %load/vec4 v000001f922629770_0;
    %pad/u 33;
    %sub;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %assign/vec4 v000001f92262adf0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f9225ac890;
T_7 ;
    %wait E_000001f9225badd0;
    %load/vec4 v000001f92262ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9225b7190_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f92262a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f922629590_0;
    %load/vec4 v000001f922629d10_0;
    %or;
    %assign/vec4 v000001f9225b7190_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f9225b0030;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9226293b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f92262a7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f922629130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f92262a530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f922629630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9226296d0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001f9225b0030;
T_9 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f92262a7b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f92262a7b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001f9225b0030;
T_10 ;
    %delay 100000, 0;
    %load/vec4 v000001f9226293b0_0;
    %nor/r;
    %store/vec4 v000001f9226293b0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f9225b0030;
T_11 ;
Ewait_3 .event/or E_000001f9225baa50, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001f9226291d0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 18 "$finish" {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f9225b0030;
T_12 ;
    %wait E_000001f9225bb390;
    %fork t_3, S_000001f9225c4210;
    %jmp t_2;
    .scope S_000001f9225c4210;
t_3 ;
    %load/vec4 v000001f92262a530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001f922629630_0;
    %nor/r;
    %store/vec4 v000001f922629630_0, 0, 1;
    %vpi_call/w 3 40 "$display", "> END" {0 0 0};
    %vpi_call/w 3 41 "$display", ">>>>>>>>>> CYCLE %0d <<<<<<<<<<", v000001f9226291d0_0 {0 0 0};
    %vpi_call/w 3 42 "$display", "> START" {0 0 0};
    %vpi_call/w 3 43 "$display", "Advance %0b", v000001f92262a530_0 {0 0 0};
    %vpi_call/w 3 44 "$display", "Start %0d, oe %0d, coords (%0d, %0d), (%0d, %0d), xy (%0d, %0d), drawing %0d, done %0d", v000001f92262a850_0, v000001f922629270_0, v000001f92262c540_0, v000001f92262c400_0, v000001f92262bf00_0, v000001f92262b5a0_0, v000001f922629810_0, v000001f92262c0e0_0, v000001f92262a5d0_0, v000001f9226294f0_0 {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f922629130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f922629130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f92262a530_0, 0;
T_12.2 ;
T_12.1 ;
    %load/vec4 v000001f922629630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001f9226296d0_0;
    %nor/r;
    %store/vec4 v000001f9226296d0_0, 0, 1;
T_12.4 ;
    %end;
    .scope S_000001f9225b0030;
t_2 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f9225ac700;
T_13 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001f92262b8c0_0, 0, 64;
    %end;
    .thread T_13, $init;
    .scope S_000001f9225ac700;
T_14 ;
    %wait E_000001f9225bac10;
    %fork t_5, S_000001f92262d060;
    %jmp t_4;
    .scope S_000001f92262d060;
t_5 ;
    %load/vec4 v000001f92262ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001f92262b8c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f92262c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001f92262ce00_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v000001f92262b960_0;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v000001f92262b8c0_0;
    %addi 1, 0, 64;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v000001f92262b8c0_0, 0;
T_14.2 ;
T_14.1 ;
    %end;
    .scope S_000001f9225ac700;
t_4 %join;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./vga_cube/draw_line_tb.sv";
    "./vga_cube/draw_line.sv";
