
---------- Begin Simulation Statistics ----------
final_tick                               260203805000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4374                       # Simulator instruction rate (inst/s)
host_mem_usage                               22891988                       # Number of bytes of host memory used
host_op_rate                                     4480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 59522.11                       # Real time elapsed on the host
host_tick_rate                                 840177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   260379251                       # Number of instructions simulated
sim_ops                                     266685559                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050009                       # Number of seconds simulated
sim_ticks                                 50009136875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.763255                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  243766                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               321747                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            300907                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41514                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50462                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8948                       # Number of indirect misses.
system.cpu.branchPred.lookups                  550712                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96392                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5187                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3078934                       # Number of instructions committed
system.cpu.committedOps                       3422166                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.782415                       # CPI: cycles per instruction
system.cpu.discardedOps                         56292                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1741216                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            751210                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347396                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7357291                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.264381                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4455                       # number of quiesce instructions executed
system.cpu.numCycles                         11645807                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4455                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2043206     59.71%     59.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13859      0.40%     60.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                 830701     24.27%     84.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite                534400     15.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3422166                       # Class of committed instruction
system.cpu.quiesceCycles                     68368812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4288516                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          255                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2072514                       # Transaction distribution
system.membus.trans_dist::ReadResp            2076651                       # Transaction distribution
system.membus.trans_dist::WriteReq            1226420                       # Transaction distribution
system.membus.trans_dist::WriteResp           1226420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3431                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2171                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1607                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1608                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3759                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6509684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6509684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6614959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       542016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       697812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    208309208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    208309208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               209031212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3307603                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009134                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3307327     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     276      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3307603                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8894283630                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88580000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1832031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17707999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79213249                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12800869579                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1895250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2477056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2477056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4274591                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4274591                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       245920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13045760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13164544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13503294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3934160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    208732160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    210632704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    215027184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22961052500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         14890009                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18458161653                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11707295000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1015808                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       126976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2620961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13104805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1965721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2620961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20312448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2620961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1965721                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4586682                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2620961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13104805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4586682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4586682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24899130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1965721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4586682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6552403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1965721                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675876                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2641597                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1965721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6552403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9194000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2068026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2068026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1186816                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1186816                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6463488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6509684                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    206831616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    208309208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4080079                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4080079    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4080079                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9688303880                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11526920000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     66868864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16158112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1286024195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26209611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24899130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1337132936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26209611                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26249603                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52459214                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1312233806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52459214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24899130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1389592149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140053216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74514432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    215747296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79496524                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    134217728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213714252                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35013304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2328576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37378744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19874131                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4194304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24068435                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23588649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2800552554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1490016358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4314157562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1589639993                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2683864117                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273504111                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23588649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4390192547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4173880476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8587661672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        45248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          378                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          707                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       483752                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       421043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         904795                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       483752                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       483752                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       483752                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       421043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        904795                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132317184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         322368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132675352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       219584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74514432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76175808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2067456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2073063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3431                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1164288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1190247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        39993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2645860182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6446182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2653022233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4390878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26209611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1490016358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2620961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1523237807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4390878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26249603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4135876540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2620961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6446182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4176260041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3231502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233176250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3726593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1269182                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2073063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1190247                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2073063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1190247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    309                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            129514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            129605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            129571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            129547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            129727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            129533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            129570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            129586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           129503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           129582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           129477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           129467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74370                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67384470845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10363770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121794263345                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32509.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58759.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2921                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1933556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1107378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2073061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1190247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1825391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 199538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 190647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.322699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.295406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.322849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5587      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5278      2.38%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3240      1.46%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3571      1.61%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3559      1.60%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3689      1.66%     11.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2884      1.30%     12.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3738      1.68%     14.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190543     85.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222089                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     931.086781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    973.089982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1074     48.29%     48.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     48.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     48.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.18%     48.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     48.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.36%     49.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          287     12.90%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.18%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.09%     62.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.22%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          813     36.56%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            9      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     535.187500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    152.983061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.540281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            982     44.15%     44.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      1.75%     45.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            21      0.94%     46.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.45%     47.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.27%     47.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.36%     47.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     48.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.31%     48.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.18%     48.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.18%     48.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.13%     49.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.13%     49.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.09%     49.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     49.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     49.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     49.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     49.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           69      3.10%     52.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1051     47.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132656256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76176448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132675352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76175808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2652.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1523.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2653.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1523.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50007702375                       # Total gap between requests
system.mem_ctrls.avgGap                      15324.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132301696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       318080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       221184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74513472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39992.691835475714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2645550478.719395160675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675876.492019539583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6360437.709514058195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4422871.775468930602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26209610.521297365427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1489997161.643674135208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2620961.052129736636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2067456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1164288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2682815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 121495176195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     87501370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    208902965                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22154875860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  17125443585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 953692419725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3087115650                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67070.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58765.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    165096.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41473.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6457264.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    836203.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    819120.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1507380.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109588705.649989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76490551.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3769908637.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1654181901.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1016423213.174959                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     235277744.700008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7340650701.075259                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.786191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11860380325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35446876675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8910                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9592253.675645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2576221.811692                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4455    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       240375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12444625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217470314875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42733490125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1161485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1161485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1161485                       # number of overall hits
system.cpu.icache.overall_hits::total         1161485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            378                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          378                       # number of overall misses
system.cpu.icache.overall_misses::total           378                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16385000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16385000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16385000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16385000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1161863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1161863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1161863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1161863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000325                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000325                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000325                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000325                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43346.560847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43346.560847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43346.560847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43346.560847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          378                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15796125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15796125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15796125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15796125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000325                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000325                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000325                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000325                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41788.690476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41788.690476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41788.690476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41788.690476                       # average overall mshr miss latency
system.cpu.icache.replacements                    235                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1161485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1161485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           378                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16385000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16385000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1161863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1161863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43346.560847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43346.560847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15796125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15796125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41788.690476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41788.690476                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.867311                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11553892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49165.497872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.867311                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2324104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2324104                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1322392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1322392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1322392                       # number of overall hits
system.cpu.dcache.overall_hits::total         1322392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6815                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6815                       # number of overall misses
system.cpu.dcache.overall_misses::total          6815                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    492256375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    492256375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    492256375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    492256375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1329207                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1329207                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1329207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1329207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72231.309611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72231.309611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72231.309611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72231.309611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3431                       # number of writebacks
system.cpu.dcache.writebacks::total              3431                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1449                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1449                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44092                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44092                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    388181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    388181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    388181500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    388181500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97458375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97458375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72340.942974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72340.942974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72340.942974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72340.942974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.341445                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.341445                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       830726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          830726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    280987375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    280987375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74591.817096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74591.817096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    274914750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    274914750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97458375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97458375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73135.075818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73135.075818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.324198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.324198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       491666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    211269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       494714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69313.976378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69313.976378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39604                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39604                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70483.354076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70483.354076                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              582053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.450345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5322195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5322195                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260203805000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260205403750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4374                       # Simulator instruction rate (inst/s)
host_mem_usage                               22891988                       # Number of bytes of host memory used
host_op_rate                                     4480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 59527.41                       # Real time elapsed on the host
host_tick_rate                                 840130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   260380413                       # Number of instructions simulated
sim_ops                                     266686989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50010735625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.745799                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  243828                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               321903                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18523                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            300947                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41514                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50462                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8948                       # Number of indirect misses.
system.cpu.branchPred.lookups                  550941                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96450                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5187                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3080096                       # Number of instructions committed
system.cpu.committedOps                       3423596                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.781819                       # CPI: cycles per instruction
system.cpu.discardedOps                         56346                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1742018                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            751551                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347511                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7358322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.264423                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4455                       # number of quiesce instructions executed
system.cpu.numCycles                         11648365                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4455                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2044041     59.70%     59.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13860      0.40%     60.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                 831025     24.27%     84.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite                534669     15.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3423596                       # Class of committed instruction
system.cpu.quiesceCycles                     68368812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4290043                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          256                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2072514                       # Transaction distribution
system.membus.trans_dist::ReadResp            2076662                       # Transaction distribution
system.membus.trans_dist::WriteReq            1226420                       # Transaction distribution
system.membus.trans_dist::WriteResp           1226420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3440                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2172                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1607                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1608                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3769                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6509684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6509684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6614991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       543168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       699028                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    208309208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    208309208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               209032492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3307614                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000084                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009151                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3307337     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     277      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3307614                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8894346880                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88580000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1836156                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17707999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79270749                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12800869579                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1900250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2477056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2477056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4274591                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4274591                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       245920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13045760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13164544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13503294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3934160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    208732160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    210632704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    215027184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22961052500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         14890009                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18458161653                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11707295000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1015808                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       126976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2620877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13104386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1965658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2620877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20311799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2620877                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1965658                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4586535                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2620877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13104386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4586535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4586535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24898334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1965658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4586535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6552193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1965658                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675855                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2641513                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1965658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6552193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9193706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2068026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2068026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1186816                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1186816                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6463488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6509684                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    206831616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    208309208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4080079                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4080079    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4080079                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9688303880                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11526920000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     66868864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16158112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1285983083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26208773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24898334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1337090190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26208773                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26248764                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52457537                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1312191856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52457537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24898334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1389547727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140072392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74514432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    215766472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79506112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    134217728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213723840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35018098                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2328576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37383538                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19876528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4194304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24070832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23587895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2800846463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1489968725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4314403084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1589780894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2683778319                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273559213                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23587895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4390627357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4173747044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8587962297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        45376                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          379                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          330                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          709                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       485016                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       422309                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         907325                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       485016                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       485016                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       485016                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       422309                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        907325                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132317184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         322944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132675928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       220160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74514432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76176384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2067456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2073072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1164288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1190256                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        39991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2645775599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6457493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2652948939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4402255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26208773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1489968725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2620877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1523200630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4402255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26248764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4135744324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2620877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6457493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4176149568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3231502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233176250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3726620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1269182                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2073072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1190256                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2073072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1190256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    309                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            129514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            129607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            129574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            129547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            129727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            129534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            129570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            129586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           129503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           129582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           129477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           129467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74370                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67384542845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10363815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121794571595                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32509.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58759.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2921                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1933561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1107378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2073070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1190256                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1825391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 199539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 190648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.322699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.295406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.322849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5587      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5278      2.38%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3240      1.46%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3571      1.61%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3559      1.60%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3689      1.66%     11.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2884      1.30%     12.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3738      1.68%     14.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190543     85.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222089                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     931.086781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    973.089982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1074     48.29%     48.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     48.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     48.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.18%     48.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     48.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.36%     49.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          287     12.90%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.18%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.09%     62.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.22%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          813     36.56%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            9      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     535.187500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    152.983061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.540281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            982     44.15%     44.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      1.75%     45.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            21      0.94%     46.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.45%     47.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.27%     47.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.36%     47.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     48.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.31%     48.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.18%     48.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.18%     48.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.13%     49.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.13%     49.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.09%     49.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     49.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     49.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     49.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     49.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           69      3.10%     52.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1051     47.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132656832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76176448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132675928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76176384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2652.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1523.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2652.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1523.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50010768750                       # Total gap between requests
system.mem_ctrls.avgGap                      15325.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132301696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       318656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       221184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74513472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39991.413343662454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2645465905.401786804199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675854.885507895378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6371751.905219051056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4422730.384502317756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26208772.648902624846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1489949529.211709260941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2620877.264890262391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2067456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1164288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2682815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 121495176195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     87501370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    209211215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22154875860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  17125443585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 953692419725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3087115650                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67070.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58765.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    165096.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41460.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6440370.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    836203.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    819120.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1507380.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109590679.349989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76490551.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3769925006.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1654181901.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1016464433.924959                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     235279143.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7340711662.575259                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.782717                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11860453450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35448402300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8910                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9592253.675645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2576221.811692                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4455    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       240375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12444625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217471913625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42733490125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1161883                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1161883                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1161883                       # number of overall hits
system.cpu.icache.overall_hits::total         1161883                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          379                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            379                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          379                       # number of overall misses
system.cpu.icache.overall_misses::total           379                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16428125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16428125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16428125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16428125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1162262                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1162262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1162262                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1162262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43345.976253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43345.976253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43345.976253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43345.976253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15837750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15837750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15837750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15837750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41788.258575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41788.258575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41788.258575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41788.258575                       # average overall mshr miss latency
system.cpu.icache.replacements                    235                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1161883                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1161883                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          379                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           379                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16428125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16428125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1162262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1162262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43345.976253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43345.976253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15837750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15837750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41788.258575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41788.258575                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.867378                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70376650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          107445.267176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.867378                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2324903                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2324903                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1322993                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1322993                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1322993                       # number of overall hits
system.cpu.dcache.overall_hits::total         1322993                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6825                       # number of overall misses
system.cpu.dcache.overall_misses::total          6825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    492917625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    492917625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    492917625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    492917625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1329818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1329818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1329818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1329818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005132                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72222.362637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72222.362637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72222.362637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72222.362637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3440                       # number of writebacks
system.cpu.dcache.writebacks::total              3440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1449                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1449                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44092                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44092                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    388826875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    388826875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    388826875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    388826875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97458375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97458375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004043                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004043                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72326.427641                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72326.427641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72326.427641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72326.427641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.341445                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.341445                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5377                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       831058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          831058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    281648625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    281648625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74569.400318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74569.400318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275560125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275560125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97458375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97458375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73112.264526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73112.264526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.324198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.324198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       491935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    211269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       494983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69313.976378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69313.976378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39604                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39604                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70483.354076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70483.354076                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1346754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5889                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            228.689761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5324649                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5324649                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260205403750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
