
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis

# Written on Fri Oct  4 17:24:28 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                 Requested     Requested     Clock                         Clock                Clock
Level     Clock                                                                 Frequency     Period        Type                          Group                Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0_PAD                                                              50.0 MHz      20.000        declared                      default_clkgroup     0    
1 .         m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                          50.0 MHz      20.000        generated (from CLK0_PAD)     default_clkgroup     751  
                                                                                                                                                                    
0 -       m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB      12.5 MHz      80.000        declared                      default_clkgroup     109  
                                                                                                                                                                    
0 -       m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                      default_clkgroup     31   
====================================================================================================================================================================


Clock Load Summary
******************

                                                                      Clock     Source                                                                                       Clock Pin                                                                           Non-clock Pin     Non-clock Pin                                                                       
Clock                                                                 Load      Pin                                                                                          Seq Example                                                                         Seq Example       Comb Example                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                                              0         CLK0_PAD(port)                                                                               -                                                                                   -                 m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CLK0_PAD_INST.I(IBUF)                        
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                            751       m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CCC_INST.GL0(CCC)                                     User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.msrxp_strobe.C     -                 m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                                                       
m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB      109       m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_025)     m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CLK_MDDR_APB       -                 m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)       
                                                                                                                                                                                                                                                                                                                                                                       
m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     31        m2s_creative_demo_0.ddr_mss_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)            m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr_enable_q1.C                 -                 m2s_creative_demo_0.ddr_mss_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
=======================================================================================================================================================================================================================================================================================================================================================================
