// Seed: 197734201
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_3 = id_1;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri0  id_3
);
  assign id_2 = -1;
  always_comb begin : LABEL_0
    begin : LABEL_0
      if (-1)
        assert (1) repeat (1) id_2 = id_1;
        else if (id_0) begin : LABEL_0
          integer id_5 (.id_0(-1)), id_6;
        end else id_3 = id_0;
    end
  end
  uwire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
  wire id_9;
  tri0 id_10, id_11 = 1'h0, id_12;
  always_comb id_8 = -1;
  wire id_13;
endmodule
