[submodule "fpga/verilog-lpc-module"]
	path = fpga/verilog-lpc-module
	url = https://github.com/3mdeb/verilog-lpc-module.git
