# Compile of ReCOP_TestBench.vhd failed with 4 errors.
# Compile of ReCOPAddressRegister.vhd failed with 4 errors.
# Compile of ReCOPAddressRegister_TestBench.vhd failed with 4 errors.
# Compile of ReCOPStackPointer.vhd failed with 4 errors.
# Compile of ReCOPStackPointer_TestBench.vhd failed with 4 errors.
# Compile of ReCOPTypes.vhd was successful.
# 6 compiles, 5 failed with 20 errors.
# Compile of ReCOP_TestBench.vhd was successful.
# Compile of ReCOPAddressRegister.vhd was successful.
# Compile of ReCOPStackPointer.vhd was successful.
# Compile of ReCOP_TestBench.vhd was successful.
# Compile of ReCOPAddressRegister.vhd was successful.
# Compile of ReCOPAddressRegister_TestBench.vhd was successful.
# Compile of ReCOPStackPointer.vhd was successful.
# Compile of ReCOPStackPointer_TestBench.vhd was successful.
# Compile of ReCOPTypes.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Compile of ReCOPAddressRegister_TestBench.vhd was successful.
# Load canceled
vlib ReCOP_sim
# Compile of ReCOP_TestBench.vhd failed with 4 errors.
# Compile of ReCOPAddressRegister.vhd failed with 4 errors.
# Compile of ReCOPAddressRegister_TestBench.vhd failed with 4 errors.
# Compile of ReCOPStackPointer.vhd failed with 4 errors.
# Compile of ReCOPStackPointer_TestBench.vhd failed with 4 errors.
# Compile of ReCOPTypes.vhd was successful.
# 6 compiles, 5 failed with 20 errors.
# Compile of ReCOP_TestBench.vhd was successful.
# Compile of ReCOPAddressRegister.vhd was successful.
# Compile of ReCOPAddressRegister_TestBench.vhd was successful.
# Compile of ReCOPStackPointer.vhd was successful.
# Compile of ReCOPStackPointer_TestBench.vhd was successful.
# Compile of ReCOPTypes.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
vsim ReCOP_sim.recop_testbench
# vsim ReCOP_sim.recop_testbench 
# Start time: 00:45:48 on May 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
sim -exit
# bad option "-exit": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
quit -sim
# End time: 00:46:17 on May 27,2022, Elapsed time: 0:00:29
# Errors: 1, Warnings: 0
vsim ReCOP_sim.recop_testbench
# vsim ReCOP_sim.recop_testbench 
# Start time: 00:46:26 on May 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
add wave -position insertpoint  \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/AR_init \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/clk \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/rst \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/wr_AR \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/mux_select \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/Ry \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/SP_incremented \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/SP \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/immediate \
sim:/recop_testbench/AddressRegisterTB/AddressRegister/DM_ADR
run
# ** Warning: Mux failed: AR not value of input for mux_select= 1
#    Time: 16 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR not value of input for mux_select= 0
#    Time: 26 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 1
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 0
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
restart -f
run
# ** Warning: Mux failed: AR not value of input for mux_select= 1
#    Time: 16 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR not value of input for mux_select= 0
#    Time: 26 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 1
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 0
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
restart -f
run
# ** Warning: Mux failed: AR not value of input for mux_select= 1
#    Time: 16 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR not value of input for mux_select= 0
#    Time: 26 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 1
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 0
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
add wave -position insertpoint \
/recop_testbench/AddressRegisterTB/test/v_mux 
restart -f
run
# ** Warning: Mux failed: AR not value of input for mux_select= 1
#    Time: 16 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR not value of input for mux_select= 0
#    Time: 26 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 1
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-reset failed: AR not value of input for mux_select= 0
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:01:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:01:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# End time: 01:01:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:01:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:01:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:01:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
run
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:11 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:07:11 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:11 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:07:11 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:11 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(89): (vcom-1488) Attribute name with designator "length" does not return a range or subtype indication.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(90): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(94): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(94): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(94): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(126): VHDL Compiler exiting
# End time: 01:07:11 on May 27,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:11 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:07:11 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:11 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:07:11 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:11 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:07:11 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:33 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:07:33 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:33 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:07:33 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:33 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Warning: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(89): (vcom-1246) Range 2 to 0 is null.
# End time: 01:07:33 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:33 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:07:33 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:33 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:07:33 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:33 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:07:33 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
run
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 36 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:28 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:09:28 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:28 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:09:28 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:28 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(6): near "library": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 01:09:29 on May 27,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:29 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:09:29 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:29 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:09:29 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:29 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:09:29 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
run
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 36 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:42 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:12:42 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:42 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:12:42 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:42 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(6): near "library": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 01:12:42 on May 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:42 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:12:42 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:42 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:12:42 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:42 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:12:42 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:13:13 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:13:13 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Warning: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(111): (vcom-1246) Range 4 to 0 is null.
# End time: 01:13:13 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:13:13 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:13:13 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:13:13 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR not value of input for mux_select= 4
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 66 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:18:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:18:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): (vcom-1395) Type conversion (to STD_LOGIC_VECTOR) cannot have string literal operand.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'std.STANDARD.NATURAL' (operand type is not known).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:18:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:18:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:18:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:18:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:08 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): (vcom-1395) Type conversion (to NATURAL) cannot have string literal operand.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:19:08 on May 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:27 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): String literal found where non-array type std.STANDARD.NATURAL was expected.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:19:27 on May 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:02 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): near "10": syntax error
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(62): (vcom-1136) Unknown identifier "clk".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(76): Illegal target for signal assignment.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(76): (vcom-1136) Unknown identifier "clk".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(76): (vcom-1136) Unknown identifier "clk".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(77): (vcom-1136) Unknown identifier "clk".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(82): (vcom-1136) Unknown identifier "clk".
# ** Warning: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(82): Wait statement has no sensitivity list or time out clause.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(95): (vcom-1136) Unknown identifier "clk".
# ** Warning: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(95): Wait statement has no sensitivity list or time out clause.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): (vcom-1136) Unknown identifier "test_last_valid_mux".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(109): (vcom-1136) Unknown identifier "clk".
# ** Warning: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(109): Wait statement has no sensitivity list or time out clause.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(122): (vcom-1136) Unknown identifier "clk".
# ** Warning: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(122): Wait statement has no sensitivity list or time out clause.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): (vcom-1136) Unknown identifier "test_last_valid_mux".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:21:02 on May 27,2022, Elapsed time: 0:00:00
# Errors: 15, Warnings: 4
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): near "10": syntax error
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): (vcom-1136) Unknown identifier "test_last_valid_mux".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): (vcom-1136) Unknown identifier "test_last_valid_mux".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:21:31 on May 27,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:22 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): (vcom-1581) No feasible entries for infix operator '>'.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:22:22 on May 27,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:34 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.NATURAL' (array to numeric).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): (vcom-1581) No feasible entries for infix operator '>'.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:22:34 on May 27,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:44 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): near "10": syntax error
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): (vcom-1136) Unknown identifier "test_last_valid_mux".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(97): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): (vcom-1136) Unknown identifier "test_last_valid_mux".
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(124): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:23:44 on May 27,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:10 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNSIGNED' to 'std.STANDARD.NATURAL' (array to numeric).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:24:10 on May 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:22 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): (vcom-1582) Illegal qualified expression 'std.STANDARD.NATURAL'.
#  The type of the operand must match type 'std.STANDARD.INTEGER'.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): String literal found where non-array type std.STANDARD.NATURAL was expected.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:24:22 on May 27,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:46 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNSIGNED' to 'std.STANDARD.NATURAL' (array to numeric).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:24:46 on May 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:56 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): (vcom-1582) Illegal qualified expression 'std.STANDARD.INTEGER'.
#  The type of the operand must match type 'std.STANDARD.INTEGER'.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): String literal found where non-array type std.STANDARD.INTEGER was expected.
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:24:57 on May 27,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:22 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNSIGNED' to 'std.STANDARD.INTEGER' (array to numeric).
# ** Error: C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd(140): VHDL Compiler exiting
# End time: 01:25:22 on May 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:01 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# End time: 01:26:01 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:09 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:26:09 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:09 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:26:09 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:09 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# End time: 01:26:09 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:09 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:26:09 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:09 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:26:09 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:09 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:26:09 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
run
# ** Warning: Mux failed: AR changed on invalid mux_select= 0
#    Time: 16 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR changed on invalid mux_select= 1
#    Time: 26 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR changed on invalid mux_select= 2
#    Time: 36 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR not value of input for mux_select= 4
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
# ** Warning: Mux post-test failed: AR changed on invalid mux_select= 0
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-test failed: AR changed on invalid mux_select= 1
#    Time: 86 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux post-test failed: AR changed on invalid mux_select= 2
#    Time: 96 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
vcom -work ReCOP_sim -2002 -explicit {C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:\Users\CM\Documents\Git\COMPSYS701-GRP-Group-11\IRPs\SpectrogramASP\rtl\quartus\rtl\ReCOP\ReCOP_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOP_TestBench
# -- Compiling architecture test of ReCOP_TestBench
# End time: 01:27:18 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister
# -- Compiling architecture rtl of ReCOPAddressRegister
# End time: 01:27:18 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# End time: 01:27:18 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer
# -- Compiling architecture rtl of ReCOPStackPointer
# End time: 01:27:18 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPStackPointer_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPStackPointer_TestBench
# -- Compiling architecture rtl of ReCOPStackPointer_TestBench
# End time: 01:27:18 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ReCOPTypes
# End time: 01:27:18 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:25 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# End time: 01:27:25 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recoptypes
# Loading ReCOP_sim.recop_testbench(test)
# Loading ReCOP_sim.recopstackpointer_testbench(rtl)
# Loading ReCOP_sim.recopstackpointer(rtl)
# Loading ReCOP_sim.recopaddressregister_testbench(test)
# Loading ReCOP_sim.recopaddressregister(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 46 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Warning: Mux failed: AR changed on invalid mux_select= 4
#    Time: 56 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
vcom -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:10 on May 27,2022
# vcom -reportprogress 300 -work ReCOP_sim -2002 -explicit C:/Users/CM/Documents/Git/COMPSYS701-GRP-Group-11/IRPs/SpectrogramASP/rtl/quartus/rtl/ReCOP/ReCOPAddressRegister_TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ReCOPTypes
# -- Compiling entity ReCOPAddressRegister_TestBench
# -- Compiling architecture test of ReCOPAddressRegister_TestBench
# End time: 01:28:10 on May 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading ReCOP_sim.recopaddressregister_testbench(test)
run
# ** Note: ReCOPStackPointer Test: OK
#    Time: 76 ns  Iteration: 0  Instance: /recop_testbench/StackPointerTB
# ** Note: ReCOPAddressRegister Test: OK
#    Time: 96 ns  Iteration: 0  Instance: /recop_testbench/AddressRegisterTB
