// Seed: 3001673820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_1 = 1;
endmodule
module module_1 ();
  uwire id_2 = 1;
  assign id_1 = 1'b0;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2
  );
  wire id_4;
endmodule
module module_2 (
    output tri   id_0,
    output tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  wire id_6;
  wire id_7;
  nor (id_0, id_3, id_6, id_7, id_4);
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6
  );
endmodule
