Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Wed Jul 21 14:02:00 2021
| Host         : chromatic running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.453       -0.968                     12                14381        0.042        0.000                      0                14367        1.424        0.000                       0                  5030  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {-1.000 1.000}       4.000           250.000         
  clk_out3_system_pll_0_0  {0.000 2.000}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.296        0.000                      0                14005        0.086        0.000                      0                14005        3.020        0.000                       0                  4966  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     4  
  clk_out3_system_pll_0_0       -0.453       -0.453                      1                  269        0.117        0.000                      0                  269        1.424        0.000                       0                    56  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   14                                                                        
clk_out3_system_pll_0_0  clk_out1_system_pll_0_0        0.646        0.000                      0                    3        0.217        0.000                      0                    3  
clk_out1_system_pll_0_0  clk_out3_system_pll_0_0       -0.113       -0.515                     11                   98        0.042        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out3_system_pll_0_0        0.056        0.000                      0                    2        0.354        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 2.061ns (27.459%)  route 5.445ns (72.541%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 5.643 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.681    -2.708    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y44          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -2.252 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           0.562    -1.690    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/int_araddr_reg_reg[8]_0
    SLICE_X8Y44          LUT2 (Prop_lut2_I1_O)        0.124    -1.566 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=7, routed)           1.309    -0.257    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124    -0.133 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[2]_INST_0/O
                         net (fo=10, routed)          1.148     1.014    system_i/system_configuration/cfg_0/inst/s_axi_araddr[0]
    SLICE_X17Y62         LUT3 (Prop_lut3_I0_O)        0.150     1.164 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[3]_i_61/O
                         net (fo=128, routed)         1.351     2.515    system_i/system_configuration/cfg_0/inst/int_rdata_reg[3]_i_61_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.332     2.847 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     2.847    system_i/system_configuration/cfg_0/inst/int_rdata_reg[0]_i_44_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I0_O)      0.241     3.088 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     3.088    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]_i_20_n_0
    SLICE_X32Y68         MUXF8 (Prop_muxf8_I0_O)      0.098     3.186 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]_i_8/O
                         net (fo=1, routed)           1.075     4.262    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]_i_8_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I0_O)        0.319     4.581 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     4.581    system_i/system_configuration/cfg_0/inst/int_rdata_reg[0]_i_3_n_0
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     4.798 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.798    system_i/system_configuration/cfg_0/inst/int_data_mux[0]
    SLICE_X31Y57         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.488     5.643    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X31Y57         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]/C
                         clock pessimism             -0.544     5.099    
                         clock uncertainty           -0.069     5.029    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)        0.064     5.093    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.093    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[24].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.262ns (17.323%)  route 6.023ns (82.677%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 5.685 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.674    -2.715    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X16Y46         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.197 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           0.549    -1.647    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.523 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.706    -0.817    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.693 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[7]_INST_0/O
                         net (fo=9, routed)           0.849     0.156    system_i/system_configuration/cfg_0/inst/s_axi_awaddr[5]
    SLICE_X17Y56         LUT3 (Prop_lut3_I0_O)        0.124     0.280 f  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_6/O
                         net (fo=108, routed)         0.606     0.886    system_i/system_configuration/cfg_0/inst/p_0_in[5]
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.010 f  system_i/system_configuration/cfg_0/inst/WORDS[21].BITS[31].FDRE_inst_i_2/O
                         net (fo=35, routed)          1.210     2.219    system_i/system_configuration/cfg_0/inst/WORDS[21].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.343 r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.393     3.736    system_i/system_configuration/cfg_0/inst/int_ce_wire_25
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.711     4.570    system_i/system_configuration/cfg_0/inst/CE0825_out
    SLICE_X5Y79          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[24].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.530     5.685    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X5Y79          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[24].FDRE_inst/C
                         clock pessimism             -0.544     5.141    
                         clock uncertainty           -0.069     5.071    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205     4.866    system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[26].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.262ns (17.323%)  route 6.023ns (82.677%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 5.685 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.674    -2.715    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X16Y46         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.197 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           0.549    -1.647    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.523 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.706    -0.817    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.693 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[7]_INST_0/O
                         net (fo=9, routed)           0.849     0.156    system_i/system_configuration/cfg_0/inst/s_axi_awaddr[5]
    SLICE_X17Y56         LUT3 (Prop_lut3_I0_O)        0.124     0.280 f  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_6/O
                         net (fo=108, routed)         0.606     0.886    system_i/system_configuration/cfg_0/inst/p_0_in[5]
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.010 f  system_i/system_configuration/cfg_0/inst/WORDS[21].BITS[31].FDRE_inst_i_2/O
                         net (fo=35, routed)          1.210     2.219    system_i/system_configuration/cfg_0/inst/WORDS[21].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.343 r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.393     3.736    system_i/system_configuration/cfg_0/inst/int_ce_wire_25
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.711     4.570    system_i/system_configuration/cfg_0/inst/CE0825_out
    SLICE_X5Y79          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[26].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.530     5.685    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X5Y79          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[26].FDRE_inst/C
                         clock pessimism             -0.544     5.141    
                         clock uncertainty           -0.069     5.071    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205     4.866    system_i/system_configuration/cfg_0/inst/WORDS[25].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[25].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.731ns (24.924%)  route 5.214ns (75.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.754     0.464    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     0.588 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=151, routed)         1.623     2.211    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.335 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.186     3.521    system_i/system_configuration/cfg_0/inst/int_ce_wire_117
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.149     3.670 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.651     4.321    system_i/system_configuration/cfg_0/inst/CE089_out
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[25].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.490     5.645    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[25].FDRE_inst/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.031    
    SLICE_X13Y83         FDRE (Setup_fdre_C_CE)      -0.413     4.618    system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[25].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[27].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.731ns (24.924%)  route 5.214ns (75.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.754     0.464    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     0.588 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=151, routed)         1.623     2.211    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.335 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.186     3.521    system_i/system_configuration/cfg_0/inst/int_ce_wire_117
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.149     3.670 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.651     4.321    system_i/system_configuration/cfg_0/inst/CE089_out
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[27].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.490     5.645    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[27].FDRE_inst/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.031    
    SLICE_X13Y83         FDRE (Setup_fdre_C_CE)      -0.413     4.618    system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[27].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[28].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.731ns (24.924%)  route 5.214ns (75.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.754     0.464    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     0.588 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=151, routed)         1.623     2.211    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.335 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.186     3.521    system_i/system_configuration/cfg_0/inst/int_ce_wire_117
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.149     3.670 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.651     4.321    system_i/system_configuration/cfg_0/inst/CE089_out
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[28].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.490     5.645    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[28].FDRE_inst/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.031    
    SLICE_X13Y83         FDRE (Setup_fdre_C_CE)      -0.413     4.618    system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[29].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.731ns (24.924%)  route 5.214ns (75.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.754     0.464    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     0.588 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=151, routed)         1.623     2.211    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.335 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.186     3.521    system_i/system_configuration/cfg_0/inst/int_ce_wire_117
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.149     3.670 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.651     4.321    system_i/system_configuration/cfg_0/inst/CE089_out
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[29].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.490     5.645    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[29].FDRE_inst/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.031    
    SLICE_X13Y83         FDRE (Setup_fdre_C_CE)      -0.413     4.618    system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[29].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.731ns (24.924%)  route 5.214ns (75.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.754     0.464    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     0.588 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=151, routed)         1.623     2.211    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.335 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.186     3.521    system_i/system_configuration/cfg_0/inst/int_ce_wire_117
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.149     3.670 r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.651     4.321    system_i/system_configuration/cfg_0/inst/CE089_out
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.490     5.645    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X13Y83         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.031    
    SLICE_X13Y83         FDRE (Setup_fdre_C_CE)      -0.413     4.618    system_i/system_configuration/cfg_0/inst/WORDS[117].BITS[31].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.051ns (27.221%)  route 5.484ns (72.779%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( 5.684 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.681    -2.708    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y44          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -2.252 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           0.562    -1.690    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/int_araddr_reg_reg[8]_0
    SLICE_X8Y44          LUT2 (Prop_lut2_I1_O)        0.124    -1.566 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=7, routed)           1.309    -0.257    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124    -0.133 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[2]_INST_0/O
                         net (fo=10, routed)          1.181     1.048    system_i/system_configuration/cfg_0/inst/s_axi_araddr[0]
    SLICE_X11Y71         LUT3 (Prop_lut3_I0_O)        0.118     1.166 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[31]_i_67/O
                         net (fo=128, routed)         1.193     2.359    system_i/system_configuration/cfg_0/inst/sel0[0]
    SLICE_X15Y80         LUT6 (Prop_lut6_I4_O)        0.326     2.685 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[28]_i_33/O
                         net (fo=1, routed)           0.000     2.685    system_i/system_configuration/cfg_0/inst/int_rdata_reg[28]_i_33_n_0
    SLICE_X15Y80         MUXF7 (Prop_muxf7_I1_O)      0.245     2.930 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]_i_14/O
                         net (fo=1, routed)           0.000     2.930    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]_i_14_n_0
    SLICE_X15Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     3.034 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]_i_5/O
                         net (fo=1, routed)           1.239     4.273    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]_i_5_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.316     4.589 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     4.589    system_i/system_configuration/cfg_0/inst/int_rdata_reg[28]_i_2_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     4.827 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     4.827    system_i/system_configuration/cfg_0/inst/int_data_mux[28]
    SLICE_X3Y78          FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.529     5.684    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X3Y78          FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]/C
                         clock pessimism             -0.544     5.140    
                         clock uncertainty           -0.069     5.070    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.064     5.134    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[115].BITS[16].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 1.706ns (23.907%)  route 5.430ns (76.093%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 5.641 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.754     0.464    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     0.588 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=151, routed)         1.474     2.062    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X16Y67         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  system_i/system_configuration/cfg_0/inst/WORDS[115].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.391     3.577    system_i/system_configuration/cfg_0/inst/int_ce_wire_115
    SLICE_X24Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.701 r  system_i/system_configuration/cfg_0/inst/WORDS[115].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.811     4.512    system_i/system_configuration/cfg_0/inst/CE0103_out
    SLICE_X27Y88         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[115].BITS[16].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.486     5.641    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X27Y88         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[115].BITS[16].FDRE_inst/C
                         clock pessimism             -0.544     5.097    
                         clock uncertainty           -0.069     5.027    
    SLICE_X27Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.822    system_i/system_configuration/cfg_0/inst/WORDS[115].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.582    -0.288    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.159     0.012    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y36          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.846    -0.213    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y36          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.044    -0.257    
    SLICE_X0Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.074    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.583    -0.287    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y39          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.164     0.018    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y39          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.849    -0.210    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.044    -0.254    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.071    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.656%)  route 0.351ns (71.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.564    -0.306    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y55          FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.351     0.186    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.834    -0.225    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.189    -0.036    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.081    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.583    -0.287    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y39          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.031    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y39          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.849    -0.210    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.044    -0.254    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.137    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.579    -0.291    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y35          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.054    -0.096    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.045    -0.051 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.051    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.846    -0.213    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y35          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.065    -0.278    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.121    -0.157    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.583    -0.287    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y43          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.054    -0.092    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.045    -0.047 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.047    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1_n_0
    SLICE_X0Y43          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.851    -0.208    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y43          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.066    -0.274    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.121    -0.153    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.565    -0.305    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y40         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.110    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.045    -0.065 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[7]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.065    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[7]_i_1__2_n_0
    SLICE_X12Y40         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.833    -0.226    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X12Y40         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.066    -0.292    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.121    -0.171    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.131%)  route 0.420ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.563    -0.307    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X11Y57         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.420     0.254    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.834    -0.225    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.189    -0.036    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.147    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.579    -0.291    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y36          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.094    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X1Y36          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.846    -0.213    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y36          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.078    -0.291    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.078    -0.213    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.579    -0.291    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y36          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.094    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X1Y36          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.846    -0.213    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y36          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.078    -0.291    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.076    -0.215    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         8.000       5.846      DSP48_X1Y4      system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y8     system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y43    system_i/adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y40    system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y39    system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y30    system_i/adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y31    system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y35    system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y13    system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y48    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y48     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y44    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y44    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y92     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y92     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y44    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y44    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { -1.000 1.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.453ns,  Total Violation       -0.453ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.401ns (38.273%)  route 2.260ns (61.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.926     0.663    system_i/writer_0/inst/m_axi_wready
    SLICE_X35Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.787 r  system_i/writer_0/inst/int_addr_reg[23]_i_2_replica/O
                         net (fo=1, routed)           0.333     1.120    system_i/writer_0/inst/int_rden_wire_repN
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.530     1.157    
                         clock uncertainty           -0.063     1.094    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427     0.667    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[11]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.882ns (28.198%)  route 2.246ns (71.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[11]
                         net (fo=1, routed)           2.246     0.450    system_i/ps_0/inst/S_AXI_HP0_WDATA[11]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[11])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[3]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.882ns (28.201%)  route 2.246ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[3]
                         net (fo=1, routed)           2.246     0.450    system_i/ps_0/inst/S_AXI_HP0_WDATA[3]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[3])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[13]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.882ns (28.342%)  route 2.230ns (71.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[13])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[13]
                         net (fo=1, routed)           2.230     0.435    system_i/ps_0/inst/S_AXI_HP0_WDATA[13]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[13])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[0]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.882ns (28.385%)  route 2.225ns (71.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[0]
                         net (fo=1, routed)           2.225     0.430    system_i/ps_0/inst/S_AXI_HP0_WDATA[0]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[0])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[15]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.882ns (28.414%)  route 2.222ns (71.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[15])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[15]
                         net (fo=1, routed)           2.222     0.427    system_i/ps_0/inst/S_AXI_HP0_WDATA[15]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[15])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[39]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.882ns (28.439%)  route 2.219ns (71.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[39])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[39]
                         net (fo=1, routed)           2.219     0.424    system_i/ps_0/inst/S_AXI_HP0_WDATA[39]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[39])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[55]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.882ns (28.489%)  route 2.214ns (71.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[55])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[55]
                         net (fo=1, routed)           2.214     0.419    system_i/ps_0/inst/S_AXI_HP0_WDATA[55]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[55])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[2]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.882ns (28.529%)  route 2.210ns (71.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[2]
                         net (fo=1, routed)           2.210     0.414    system_i/ps_0/inst/S_AXI_HP0_WDATA[2]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[2])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[6]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.882ns (28.575%)  route 2.205ns (71.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.711    -2.677    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[6])
                                                      0.882    -1.795 r  system_i/writer_0/inst/fifo_0/DO[6]
                         net (fo=1, routed)           2.205     0.409    system_i/ps_0/inst/S_AXI_HP0_WDATA[6]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.530     1.298    
                         clock uncertainty           -0.063     1.235    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[6])
                                                     -0.779     0.456    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.186%)  route 0.302ns (64.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.583    -0.287    system_i/writer_0/inst/aclk
    SLICE_X4Y11          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/writer_0/inst/int_addr_reg_reg[10]/Q
                         net (fo=3, routed)           0.302     0.179    system_i/writer_1/inst/s_axis_tdata[10]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[10])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.704%)  route 0.309ns (65.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/writer_0/inst/aclk
    SLICE_X4Y14          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/writer_0/inst/int_addr_reg_reg[21]/Q
                         net (fo=3, routed)           0.309     0.183    system_i/writer_1/inst/s_axis_tdata[21]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[21])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.529%)  route 0.311ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.582    -0.288    system_i/writer_0/inst/aclk
    SLICE_X4Y12          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/writer_0/inst/int_addr_reg_reg[15]/Q
                         net (fo=3, routed)           0.311     0.187    system_i/writer_1/inst/s_axis_tdata[15]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.304%)  route 0.314ns (65.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X4Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.122 r  system_i/writer_0/inst/int_addr_reg_reg[2]/Q
                         net (fo=5, routed)           0.314     0.192    system_i/writer_1/inst/s_axis_tdata[2]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[23]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.238%)  route 0.345ns (67.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/writer_0/inst/aclk
    SLICE_X4Y14          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/writer_0/inst/int_addr_reg_reg[23]/Q
                         net (fo=3, routed)           0.345     0.219    system_i/writer_1/inst/s_axis_tdata[23]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[23])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.353%)  route 0.359ns (68.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X4Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.122 r  system_i/writer_0/inst/int_addr_reg_reg[0]/Q
                         net (fo=5, routed)           0.359     0.237    system_i/writer_1/inst/s_axis_tdata[0]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.155%)  route 0.362ns (68.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.582    -0.288    system_i/writer_0/inst/aclk
    SLICE_X4Y12          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/writer_0/inst/int_addr_reg_reg[14]/Q
                         net (fo=3, routed)           0.362     0.238    system_i/writer_1/inst/s_axis_tdata[14]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.138%)  route 0.363ns (68.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.583    -0.287    system_i/writer_0/inst/aclk
    SLICE_X4Y11          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/writer_0/inst/int_addr_reg_reg[9]/Q
                         net (fo=3, routed)           0.363     0.239    system_i/writer_1/inst/s_axis_tdata[9]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[9])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[7]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.089%)  route 0.364ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.583    -0.287    system_i/writer_0/inst/aclk
    SLICE_X4Y10          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/writer_0/inst/int_addr_reg_reg[7]/Q
                         net (fo=3, routed)           0.364     0.240    system_i/writer_1/inst/s_axis_tdata[7]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[7])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (31.007%)  route 0.365ns (68.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.583    -0.287    system_i/writer_0/inst/aclk
    SLICE_X4Y10          FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/writer_0/inst/int_addr_reg_reg[5]/Q
                         net (fo=3, routed)           0.365     0.242    system_i/writer_1/inst/s_axis_tdata[5]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     0.062    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         4.000       1.424      RAMB36_X2Y2     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         4.000       1.424      RAMB36_X2Y2     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y3     system_i/writer_1/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y3     system_i/writer_1/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X26Y20    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X26Y20    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X26Y20    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_awvalid_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X0Y12     system_i/writer_1/inst/int_wid_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X0Y12     system_i/writer_1/inst/int_wid_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wvalid_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y18    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X4Y12     system_i/writer_0/inst/int_addr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X4Y12     system_i/writer_0/inst/int_addr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X4Y12     system_i/writer_0/inst/int_addr_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X4Y12     system_i/writer_0/inst/int_addr_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_awvalid_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X0Y12     system_i/writer_1/inst/int_wid_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X0Y12     system_i/writer_1/inst/int_wid_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wvalid_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X26Y20    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X26Y20    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[13]
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[13]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/adc_0/inst/adc_dat_a[9]
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[9]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 adc_dat_a_i[1]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U17                                               0.000     1.000 r  adc_dat_a_i[1] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.010     2.010 r  adc_dat_a_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     2.010    system_i/adc_0/inst/adc_dat_a[1]
    ILOGIC_X0Y31         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.549     5.704    system_i/adc_0/inst/aclk
    ILOGIC_X0Y31         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011     5.516    system_i/adc_0/inst/int_dat_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/adc_0/inst/adc_dat_a[10]
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[10]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.800ns  (logic 1.289ns (46.035%)  route 1.511ns (53.965%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.675ns = ( 1.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.713     1.325    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.366 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=6, routed)           0.863     3.229    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.353 f  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.s_ready_r_i_3/O
                         net (fo=2, routed)           0.648     4.001    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_sample__0
    SLICE_X26Y18         LUT5 (Prop_lut5_I2_O)        0.124     4.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[3]_i_1/O
                         net (fo=1, routed)           0.000     4.125    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[3]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.489     5.645    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/C
                         clock pessimism             -0.714     4.931    
                         clock uncertainty           -0.189     4.741    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.029     4.770    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.770    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.775ns  (logic 1.289ns (46.455%)  route 1.486ns (53.545%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 5.644 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.675ns = ( 1.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.713     1.325    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.366 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=6, routed)           0.863     3.229    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.s_ready_r_i_3/O
                         net (fo=2, routed)           0.623     3.975    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_sample__0
    SLICE_X26Y19         LUT5 (Prop_lut5_I1_O)        0.124     4.099 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.099    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.488     5.644    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X26Y19         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism             -0.714     4.930    
                         clock uncertainty           -0.189     4.740    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.029     4.769    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.769    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.746ns  (logic 1.289ns (46.948%)  route 1.457ns (53.052%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.675ns = ( 1.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.713     1.325    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.366 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=6, routed)           0.848     3.214    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X33Y18         LUT5 (Prop_lut5_I3_O)        0.124     3.338 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_2/O
                         net (fo=1, routed)           0.609     3.946    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_2_n_0
    SLICE_X26Y18         LUT3 (Prop_lut3_I2_O)        0.124     4.070 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.070    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.489     5.645    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism             -0.714     4.931    
                         clock uncertainty           -0.189     4.741    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.031     4.772    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  0.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.231ns (28.344%)  route 0.584ns (71.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.556    -0.314    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X27Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=4, routed)           0.343     0.170    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X33Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.215 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_2/O
                         net (fo=1, routed)           0.241     0.456    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_2_n_0
    SLICE_X26Y18         LUT3 (Prop_lut3_I2_O)        0.045     0.501 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.501    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.822    -0.237    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism              0.239     0.002    
                         clock uncertainty            0.189     0.192    
    SLICE_X26Y18         FDRE (Hold_fdre_C_D)         0.092     0.284    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.231ns (26.352%)  route 0.646ns (73.648%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.556    -0.314    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X27Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=4, routed)           0.397     0.224    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.269 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.s_ready_r_i_3/O
                         net (fo=2, routed)           0.249     0.517    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_sample__0
    SLICE_X26Y19         LUT5 (Prop_lut5_I1_O)        0.045     0.562 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.562    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.821    -0.238    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X26Y19         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.239     0.001    
                         clock uncertainty            0.189     0.191    
    SLICE_X26Y19         FDRE (Hold_fdre_C_D)         0.091     0.282    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.231ns (26.074%)  route 0.655ns (73.926%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.556    -0.314    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X27Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.173 f  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=4, routed)           0.397     0.224    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.269 f  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.s_ready_r_i_3/O
                         net (fo=2, routed)           0.258     0.527    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_sample__0
    SLICE_X26Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.572 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.572    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[3]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.822    -0.237    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X26Y18         FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/C
                         clock pessimism              0.239     0.002    
                         clock uncertainty            0.189     0.192    
    SLICE_X26Y18         FDRE (Hold_fdre_C_D)         0.091     0.283    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -0.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[40]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.697ns (25.052%)  route 2.085ns (74.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.774    -2.614    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.517    -2.097 f  system_i/adc_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.968    -1.129    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[8]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.180    -0.949 r  system_i/adc_0/inst/m_axis_tdata[8]_INST_0/O
                         net (fo=1, routed)           1.117     0.168    system_i/writer_0/inst/s_axis_tdata[40]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[40])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[41]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.697ns (25.086%)  route 2.081ns (74.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.774    -2.614    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.517    -2.097 f  system_i/adc_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.974    -1.124    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[9]
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.180    -0.944 r  system_i/adc_0/inst/m_axis_tdata[9]_INST_0/O
                         net (fo=1, routed)           1.108     0.164    system_i/writer_0/inst/s_axis_tdata[41]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[41])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[42]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.697ns (25.093%)  route 2.081ns (74.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.774    -2.614    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517    -2.097 f  system_i/adc_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           1.285    -0.813    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[10]
    SLICE_X43Y20         LUT1 (Prop_lut1_I0_O)        0.180    -0.633 r  system_i/adc_0/inst/m_axis_tdata[10]_INST_0/O
                         net (fo=1, routed)           0.796     0.163    system_i/writer_0/inst/s_axis_tdata[42]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[42])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[43]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.697ns (25.614%)  route 2.024ns (74.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.615ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.773    -2.615    system_i/adc_0/inst/aclk
    ILOGIC_X0Y40         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.517    -2.098 f  system_i/adc_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.907    -1.191    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[11]
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.180    -1.011 r  system_i/adc_0/inst/m_axis_tdata[11]_INST_0/O
                         net (fo=1, routed)           1.117     0.106    system_i/writer_0/inst/s_axis_tdata[43]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[43])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.553ns (22.034%)  route 1.957ns (77.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.761    -2.628    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -2.194 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[11]
                         net (fo=1, routed)           1.090    -1.104    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[11]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.119    -0.985 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[11]_hold_fix/O
                         net (fo=1, routed)           0.867    -0.119    system_i/writer_0/inst/Q[11]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[11])
                                                     -0.945    -0.153    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[32]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.697ns (25.819%)  route 2.003ns (74.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.774    -2.614    system_i/adc_0/inst/aclk
    ILOGIC_X0Y8          FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          FDRE (Prop_fdre_C_Q)         0.517    -2.097 f  system_i/adc_0/inst/int_dat_a_reg_reg[0]/Q
                         net (fo=1, routed)           0.720    -1.378    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[0]
    SLICE_X43Y8          LUT1 (Prop_lut1_I0_O)        0.180    -1.198 r  system_i/adc_0/inst/m_axis_tdata[0]_INST_0/O
                         net (fo=1, routed)           1.283     0.085    system_i/writer_0/inst/s_axis_tdata[32]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[32])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[44]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.697ns (25.820%)  route 2.002ns (74.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.615ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.773    -2.615    system_i/adc_0/inst/aclk
    ILOGIC_X0Y39         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.517    -2.098 f  system_i/adc_0/inst/int_dat_a_reg_reg[12]/Q
                         net (fo=1, routed)           1.198    -0.901    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[12]
    SLICE_X39Y23         LUT1 (Prop_lut1_I0_O)        0.180    -0.721 r  system_i/adc_0/inst/m_axis_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.805     0.084    system_i/writer_0/inst/s_axis_tdata[44]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[44])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[34]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.697ns (25.891%)  route 1.995ns (74.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.517    -2.101 f  system_i/adc_0/inst/int_dat_a_reg_reg[2]/Q
                         net (fo=1, routed)           1.467    -0.635    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[2]
    SLICE_X39Y9          LUT1 (Prop_lut1_I0_O)        0.180    -0.455 r  system_i/adc_0/inst/m_axis_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.529     0.074    system_i/writer_0/inst/s_axis_tdata[34]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[34])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[36]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.697ns (25.939%)  route 1.990ns (74.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.517    -2.101 f  system_i/adc_0/inst/int_dat_a_reg_reg[4]/Q
                         net (fo=1, routed)           0.926    -1.175    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[4]
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.180    -0.995 r  system_i/adc_0/inst/m_axis_tdata[4]_INST_0/O
                         net (fo=1, routed)           1.064     0.069    system_i/writer_0/inst/s_axis_tdata[36]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[36])
                                                     -0.737     0.055    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.553ns (22.309%)  route 1.926ns (77.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.761    -2.628    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    -2.194 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[17]
                         net (fo=1, routed)           0.900    -1.295    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[17]
    SLICE_X31Y17         LUT1 (Prop_lut1_I0_O)        0.119    -1.176 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[17]_hold_fix/O
                         net (fo=1, routed)           1.026    -0.150    system_i/writer_0/inst/Q[17]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.540     1.695    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.981    
                         clock uncertainty           -0.189     0.792    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[17])
                                                     -0.945    -0.153    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                 -0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.175ns (23.876%)  route 0.558ns (76.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[9]
                         net (fo=1, routed)           0.333     0.239    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[9]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.049     0.288 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[9]_hold_fix/O
                         net (fo=1, routed)           0.225     0.513    system_i/writer_0/inst/Q[9]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[9])
                                                      0.229     0.471    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[8]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.177ns (23.610%)  route 0.573ns (76.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[8]
                         net (fo=1, routed)           0.292     0.198    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[8]
    SLICE_X31Y17         LUT1 (Prop_lut1_I0_O)        0.051     0.249 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[8]_hold_fix/O
                         net (fo=1, routed)           0.281     0.530    system_i/writer_0/inst/Q[8]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[8])
                                                      0.231     0.473    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[26]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.171ns (22.180%)  route 0.600ns (77.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[26]
                         net (fo=1, routed)           0.341     0.247    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[26]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.292 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[26]_hold_fix/O
                         net (fo=1, routed)           0.259     0.551    system_i/writer_0/inst/Q[26]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[26])
                                                      0.231     0.473    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.175ns (22.479%)  route 0.604ns (77.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[14]
                         net (fo=1, routed)           0.337     0.243    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[14]
    SLICE_X31Y17         LUT1 (Prop_lut1_I0_O)        0.049     0.292 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[14]_hold_fix/O
                         net (fo=1, routed)           0.266     0.559    system_i/writer_0/inst/Q[14]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.229     0.471    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.177ns (22.320%)  route 0.616ns (77.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[15]
                         net (fo=1, routed)           0.343     0.249    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[15]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.051     0.300 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[15]_hold_fix/O
                         net (fo=1, routed)           0.273     0.573    system_i/writer_0/inst/Q[15]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.231     0.473    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[12]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.174ns (21.357%)  route 0.641ns (78.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[12]
                         net (fo=1, routed)           0.337     0.243    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[12]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.048     0.291 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[12]_hold_fix/O
                         net (fo=1, routed)           0.304     0.595    system_i/writer_0/inst/Q[12]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[12])
                                                      0.234     0.476    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[16]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.174ns (21.212%)  route 0.646ns (78.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[16]
                         net (fo=3, routed)           0.334     0.240    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[16]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.048     0.288 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[16]_hold_fix/O
                         net (fo=1, routed)           0.312     0.600    system_i/writer_0/inst/Q[16]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[16])
                                                      0.234     0.476    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.175ns (21.301%)  route 0.647ns (78.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[29]
                         net (fo=1, routed)           0.360     0.266    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[29]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.049     0.315 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[29]_hold_fix/O
                         net (fo=1, routed)           0.287     0.602    system_i/writer_0/inst/Q[29]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[29])
                                                      0.229     0.471    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.174ns (20.420%)  route 0.678ns (79.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.650    -0.220    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X1Y4           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126    -0.094 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[10]
                         net (fo=1, routed)           0.347     0.253    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[10]
    SLICE_X31Y17         LUT1 (Prop_lut1_I0_O)        0.048     0.301 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[10]_hold_fix/O
                         net (fo=1, routed)           0.332     0.632    system_i/writer_0/inst/Q[10]_hold_fix_1_alias
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[10])
                                                      0.234     0.476    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[39]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.250ns (25.177%)  route 0.743ns (74.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.580    -0.290    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.180    -0.110 f  system_i/adc_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           0.297     0.187    system_i/adc_0/inst/int_dat_a_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.070     0.257 r  system_i/adc_0/inst/m_axis_tdata[7]_INST_0/O
                         net (fo=1, routed)           0.446     0.703    system_i/writer_0/inst/s_axis_tdata[39]
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[39])
                                                      0.296     0.538    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.743%)  route 0.636ns (58.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.733ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.656    -2.733    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456    -2.277 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica_1/Q
                         net (fo=1, routed)           0.636    -1.640    system_i/writer_0/inst/cfg_data[2]_repN_1_alias
    RAMB36_X2Y2          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.714     0.973    
                         clock uncertainty           -0.189     0.784    
    RAMB36_X2Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    -1.584    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.456ns (51.499%)  route 0.429ns (48.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.664    -2.725    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y22          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456    -2.269 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica/Q
                         net (fo=1, routed)           0.429    -1.839    system_i/writer_1/inst/cfg_data[2]_repN_alias
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/writer_1/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/RDCLK
                         clock pessimism             -0.714     0.973    
                         clock uncertainty           -0.189     0.784    
    RAMB36_X0Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    -1.584    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.277%)  route 0.177ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.556    -0.314    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y22          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica/Q
                         net (fo=1, routed)           0.177     0.004    system_i/writer_1/inst/cfg_data[2]_repN_alias
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/writer_1/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_1/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.350    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.551    -0.319    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst_replica_1/Q
                         net (fo=1, routed)           0.264     0.086    system_i/writer_0/inst/cfg_data[2]_repN_1_alias
    RAMB36_X2Y2          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.872    -0.187    system_i/writer_0/inst/aclk
    RAMB36_X2Y2          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.053    
                         clock uncertainty            0.189     0.242    
    RAMB36_X2Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.347    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.433    





