{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567712326527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567712326528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 16:38:46 2019 " "Processing started: Thu Sep 05 16:38:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567712326528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567712326528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567712326528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567712327142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "palete1YM palete1Ym VGA.v(17) " "Verilog HDL Declaration information at VGA.v(17): object \"palete1YM\" differs only in case from object \"palete1Ym\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567712327243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "palete2YM palete2Ym VGA.v(17) " "Verilog HDL Declaration information at VGA.v(17): object \"palete2YM\" differs only in case from object \"palete2Ym\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567712327244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade9.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade9 " "Found entity 1: Velocidade9" {  } { { "Velocidade9.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade8.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade8 " "Found entity 1: Velocidade8" {  } { { "Velocidade8.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade7.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade7 " "Found entity 1: Velocidade7" {  } { { "Velocidade7.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade6.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade6 " "Found entity 1: Velocidade6" {  } { { "Velocidade6.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade5.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade5 " "Found entity 1: Velocidade5" {  } { { "Velocidade5.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade4.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade4 " "Found entity 1: Velocidade4" {  } { { "Velocidade4.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade3.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade3 " "Found entity 1: Velocidade3" {  } { { "Velocidade3.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade2.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade2 " "Found entity 1: Velocidade2" {  } { { "Velocidade2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade15.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade15.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade15 " "Found entity 1: Velocidade15" {  } { { "Velocidade15.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade14.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade14.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade14 " "Found entity 1: Velocidade14" {  } { { "Velocidade14.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade13.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade13.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade13 " "Found entity 1: Velocidade13" {  } { { "Velocidade13.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade12.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade12 " "Found entity 1: Velocidade12" {  } { { "Velocidade12.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade11.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade11 " "Found entity 1: Velocidade11" {  } { { "Velocidade11.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade10.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade10 " "Found entity 1: Velocidade10" {  } { { "Velocidade10.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade1.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Velocidade1 " "Found entity 1: Velocidade1" {  } { { "Velocidade1.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palete.v 1 1 " "Found 1 design units, including 1 entities, in source file palete.v" { { "Info" "ISGN_ENTITY_NAME" "1 palete " "Found entity 1: palete" {  } { { "palete.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/palete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux15entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux15entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX15Entradas " "Found entity 1: MUX15Entradas" {  } { { "MUX15Entradas.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/MUX15Entradas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minidebounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file minidebounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniDebounce " "Found entity 1: MiniDebounce" {  } { { "MiniDebounce.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/MiniDebounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce2 " "Found entity 1: Debounce2" {  } { { "Debounce2.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Debounce2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA2 " "Found entity 1: VGA2" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teste " "Found entity 1: Teste" {  } { { "Teste.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paletaslimites.v 1 1 " "Found 1 design units, including 1 entities, in source file paletaslimites.v" { { "Info" "ISGN_ENTITY_NAME" "1 PaletasLimites " "Found entity 1: PaletasLimites" {  } { { "PaletasLimites.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/PaletasLimites.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_n_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_n_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_N_1 " "Found entity 1: lfsr_N_1" {  } { { "lfsr_N_1.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/lfsr_N_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor2.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor2 " "Found entity 1: Divisor2" {  } { { "Divisor2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Divisor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorregressivoprogressivo2.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorregressivoprogressivo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorRegressivoProgressivo2 " "Found entity 1: ContadorRegressivoProgressivo2" {  } { { "ContadorRegressivoProgressivo2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/ContadorRegressivoProgressivo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorregressivoprogressivo.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorregressivoprogressivo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorRegressivoProgressivo " "Found entity 1: ContadorRegressivoProgressivo" {  } { { "ContadorRegressivoProgressivo.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/ContadorRegressivoProgressivo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantedados.v 1 1 " "Found 1 design units, including 1 entities, in source file constantedados.v" { { "Info" "ISGN_ENTITY_NAME" "1 constanteDados " "Found entity 1: constanteDados" {  } { { "constanteDados.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/constanteDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327409 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "AD AD.v(15) " "Verilog Module Declaration warning at AD.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"AD\"" {  } { { "AD.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/AD.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712327413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD " "Found entity 1: AD" {  } { { "AD.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/AD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/project3.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3 " "Found entity 1: Project3" {  } { { "Project3/synthesis/Project3.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_irq_mapper " "Found entity 1: Project3_irq_mapper" {  } { { "Project3/synthesis/submodules/Project3_irq_mapper.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Project3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327436 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Project3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_rsp_xbar_mux " "Found entity 1: Project3_rsp_xbar_mux" {  } { { "Project3/synthesis/submodules/Project3_rsp_xbar_mux.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_rsp_xbar_demux " "Found entity 1: Project3_rsp_xbar_demux" {  } { { "Project3/synthesis/submodules/Project3_rsp_xbar_demux.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_cmd_xbar_mux " "Found entity 1: Project3_cmd_xbar_mux" {  } { { "Project3/synthesis/submodules/Project3_cmd_xbar_mux.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_cmd_xbar_demux_001 " "Found entity 1: Project3_cmd_xbar_demux_001" {  } { { "Project3/synthesis/submodules/Project3_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_cmd_xbar_demux " "Found entity 1: Project3_cmd_xbar_demux" {  } { { "Project3/synthesis/submodules/Project3_cmd_xbar_demux.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Project3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Project3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Project3/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Project3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Project3_id_router.sv(48) " "Verilog HDL Declaration information at Project3_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Project3/synthesis/submodules/Project3_id_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567712327474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Project3_id_router.sv(49) " "Verilog HDL Declaration information at Project3_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Project3/synthesis/submodules/Project3_id_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567712327474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3/synthesis/submodules/project3_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_id_router_default_decode " "Found entity 1: Project3_id_router_default_decode" {  } { { "Project3/synthesis/submodules/Project3_id_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327476 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project3_id_router " "Found entity 2: Project3_id_router" {  } { { "Project3/synthesis/submodules/Project3_id_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Project3_addr_router.sv(48) " "Verilog HDL Declaration information at Project3_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Project3/synthesis/submodules/Project3_addr_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567712327481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Project3_addr_router.sv(49) " "Verilog HDL Declaration information at Project3_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Project3/synthesis/submodules/Project3_addr_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567712327481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3/synthesis/submodules/project3_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_addr_router_default_decode " "Found entity 1: Project3_addr_router_default_decode" {  } { { "Project3/synthesis/submodules/Project3_addr_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327481 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project3_addr_router " "Found entity 2: Project3_addr_router" {  } { { "Project3/synthesis/submodules/Project3_addr_router.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Project3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Project3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Project3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Project3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Project3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Project3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Project3/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Project3_nios2_custom_instruction_master_multi_xconnect" {  } { { "Project3/synthesis/submodules/Project3_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Project3/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_rstgame.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_rstgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_rstgame " "Found entity 1: Project3_rstgame" {  } { { "Project3/synthesis/submodules/Project3_rstgame.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_rstgame.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_ponto1.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_ponto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_Ponto1 " "Found entity 1: Project3_Ponto1" {  } { { "Project3/synthesis/submodules/Project3_Ponto1.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_Ponto1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "Project3/synthesis/submodules/lcd_controller.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_potenciometro1.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_potenciometro1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_Potenciometro1 " "Found entity 1: Project3_Potenciometro1" {  } { { "Project3/synthesis/submodules/Project3_Potenciometro1.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_Potenciometro1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file project3/synthesis/submodules/project3_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_jtag_uart_sim_scfifo_w " "Found entity 1: Project3_jtag_uart_sim_scfifo_w" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327550 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project3_jtag_uart_scfifo_w " "Found entity 2: Project3_jtag_uart_scfifo_w" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327550 ""} { "Info" "ISGN_ENTITY_NAME" "3 Project3_jtag_uart_sim_scfifo_r " "Found entity 3: Project3_jtag_uart_sim_scfifo_r" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327550 ""} { "Info" "ISGN_ENTITY_NAME" "4 Project3_jtag_uart_scfifo_r " "Found entity 4: Project3_jtag_uart_scfifo_r" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327550 ""} { "Info" "ISGN_ENTITY_NAME" "5 Project3_jtag_uart " "Found entity 5: Project3_jtag_uart" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712327550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712327550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2.v 23 23 " "Found 23 design units, including 23 entities, in source file project3/synthesis/submodules/project3_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_ic_data_module " "Found entity 1: Project3_nios2_ic_data_module" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project3_nios2_ic_tag_module " "Found entity 2: Project3_nios2_ic_tag_module" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "3 Project3_nios2_register_bank_a_module " "Found entity 3: Project3_nios2_register_bank_a_module" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "4 Project3_nios2_register_bank_b_module " "Found entity 4: Project3_nios2_register_bank_b_module" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "5 Project3_nios2_nios2_oci_debug " "Found entity 5: Project3_nios2_nios2_oci_debug" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "6 Project3_nios2_ociram_sp_ram_module " "Found entity 6: Project3_nios2_ociram_sp_ram_module" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "7 Project3_nios2_nios2_ocimem " "Found entity 7: Project3_nios2_nios2_ocimem" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "8 Project3_nios2_nios2_avalon_reg " "Found entity 8: Project3_nios2_nios2_avalon_reg" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "9 Project3_nios2_nios2_oci_break " "Found entity 9: Project3_nios2_nios2_oci_break" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "10 Project3_nios2_nios2_oci_xbrk " "Found entity 10: Project3_nios2_nios2_oci_xbrk" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "11 Project3_nios2_nios2_oci_dbrk " "Found entity 11: Project3_nios2_nios2_oci_dbrk" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "12 Project3_nios2_nios2_oci_itrace " "Found entity 12: Project3_nios2_nios2_oci_itrace" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "13 Project3_nios2_nios2_oci_td_mode " "Found entity 13: Project3_nios2_nios2_oci_td_mode" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "14 Project3_nios2_nios2_oci_dtrace " "Found entity 14: Project3_nios2_nios2_oci_dtrace" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "15 Project3_nios2_nios2_oci_compute_tm_count " "Found entity 15: Project3_nios2_nios2_oci_compute_tm_count" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "16 Project3_nios2_nios2_oci_fifowp_inc " "Found entity 16: Project3_nios2_nios2_oci_fifowp_inc" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "17 Project3_nios2_nios2_oci_fifocount_inc " "Found entity 17: Project3_nios2_nios2_oci_fifocount_inc" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "18 Project3_nios2_nios2_oci_fifo " "Found entity 18: Project3_nios2_nios2_oci_fifo" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "19 Project3_nios2_nios2_oci_pib " "Found entity 19: Project3_nios2_nios2_oci_pib" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "20 Project3_nios2_nios2_oci_im " "Found entity 20: Project3_nios2_nios2_oci_im" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "21 Project3_nios2_nios2_performance_monitors " "Found entity 21: Project3_nios2_nios2_performance_monitors" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "22 Project3_nios2_nios2_oci " "Found entity 22: Project3_nios2_nios2_oci" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""} { "Info" "ISGN_ENTITY_NAME" "23 Project3_nios2 " "Found entity 23: Project3_nios2" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_jtag_debug_module_sysclk " "Found entity 1: Project3_nios2_jtag_debug_module_sysclk" {  } { { "Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_jtag_debug_module_tck " "Found entity 1: Project3_nios2_jtag_debug_module_tck" {  } { { "Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_tck.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_jtag_debug_module_wrapper " "Found entity 1: Project3_nios2_jtag_debug_module_wrapper" {  } { { "Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_mult_cell " "Found entity 1: Project3_nios2_mult_cell" {  } { { "Project3/synthesis/submodules/Project3_nios2_mult_cell.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_oci_test_bench " "Found entity 1: Project3_nios2_oci_test_bench" {  } { { "Project3/synthesis/submodules/Project3_nios2_oci_test_bench.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_nios2_test_bench " "Found entity 1: Project3_nios2_test_bench" {  } { { "Project3/synthesis/submodules/Project3_nios2_test_bench.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/synthesis/submodules/project3_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/synthesis/submodules/project3_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3_onchip_memory " "Found entity 1: Project3_onchip_memory" {  } { { "Project3/synthesis/submodules/Project3_onchip_memory.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328323 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ADMAX1379 ADMAX1379.v(15) " "Verilog Module Declaration warning at ADMAX1379.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ADMAX1379\"" {  } { { "ADMAX1379.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/ADMAX1379.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712328326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "admax1379.v 1 1 " "Found 1 design units, including 1 entities, in source file admax1379.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADMAX1379 " "Found entity 1: ADMAX1379" {  } { { "ADMAX1379.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/ADMAX1379.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Main.v " "Can't analyze file -- file Main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1567712328331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/project3/project_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/project3/project_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_3 " "Found entity 1: Project_3" {  } { { "db/ip/Project3/Project_3.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/ip/Project3/Project_3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712328346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712328346 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Project3_nios2.v(1756) " "Verilog HDL or VHDL warning at Project3_nios2.v(1756): conditional expression evaluates to a constant" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567712334441 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Project3_nios2.v(1758) " "Verilog HDL or VHDL warning at Project3_nios2.v(1758): conditional expression evaluates to a constant" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567712334441 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Project3_nios2.v(1914) " "Verilog HDL or VHDL warning at Project3_nios2.v(1914): conditional expression evaluates to a constant" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567712334445 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Project3_nios2.v(2742) " "Verilog HDL or VHDL warning at Project3_nios2.v(2742): conditional expression evaluates to a constant" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567712334446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567712335436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3 Project3:inst58888 " "Elaborating entity \"Project3\" for hierarchy \"Project3:inst58888\"" {  } { { "Pong.bdf" "inst58888" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 200 1656 1992 608 "inst58888" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_onchip_memory Project3:inst58888\|Project3_onchip_memory:onchip_memory " "Elaborating entity \"Project3_onchip_memory\" for hierarchy \"Project3:inst58888\|Project3_onchip_memory:onchip_memory\"" {  } { { "Project3/synthesis/Project3.v" "onchip_memory" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_onchip_memory.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712335560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Project3_onchip_memory.hex " "Parameter \"init_file\" = \"Project3_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335568 ""}  } { { "Project3/synthesis/submodules/Project3_onchip_memory.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567712335568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9uc1 " "Found entity 1: altsyncram_9uc1" {  } { { "db/altsyncram_9uc1.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_9uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712335650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712335650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9uc1 Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9uc1:auto_generated " "Elaborating entity \"altsyncram_9uc1\" for hierarchy \"Project3:inst58888\|Project3_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2 Project3:inst58888\|Project3_nios2:nios2 " "Elaborating entity \"Project3_nios2\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\"" {  } { { "Project3/synthesis/Project3.v" "nios2" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_test_bench Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_test_bench:the_Project3_nios2_test_bench " "Elaborating entity \"Project3_nios2_test_bench\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_test_bench:the_Project3_nios2_test_bench\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_test_bench" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 4922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_ic_data_module Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_data_module:Project3_nios2_ic_data " "Elaborating entity \"Project3_nios2_ic_data_module\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_data_module:Project3_nios2_ic_data\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_ic_data" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 5785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_data_module:Project3_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_data_module:Project3_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_altsyncram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712335904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712335904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_data_module:Project3_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_data_module:Project3_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_ic_tag_module Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_tag_module:Project3_nios2_ic_tag " "Elaborating entity \"Project3_nios2_ic_tag_module\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_tag_module:Project3_nios2_ic_tag\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_ic_tag" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 5851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_tag_module:Project3_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_tag_module:Project3_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_altsyncram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6h1 " "Found entity 1: altsyncram_o6h1" {  } { { "db/altsyncram_o6h1.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_o6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712335993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712335993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6h1 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_tag_module:Project3_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o6h1:auto_generated " "Elaborating entity \"altsyncram_o6h1\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_ic_tag_module:Project3_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712335993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_register_bank_a_module Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_a_module:Project3_nios2_register_bank_a " "Elaborating entity \"Project3_nios2_register_bank_a_module\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_a_module:Project3_nios2_register_bank_a\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_register_bank_a" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_a_module:Project3_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_a_module:Project3_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_altsyncram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tg1 " "Found entity 1: altsyncram_1tg1" {  } { { "db/altsyncram_1tg1.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_1tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712336119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712336119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tg1 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_a_module:Project3_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1tg1:auto_generated " "Elaborating entity \"altsyncram_1tg1\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_a_module:Project3_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1tg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_register_bank_b_module Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_b_module:Project3_nios2_register_bank_b " "Elaborating entity \"Project3_nios2_register_bank_b_module\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_b_module:Project3_nios2_register_bank_b\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_register_bank_b" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_b_module:Project3_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_b_module:Project3_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_altsyncram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tg1 " "Found entity 1: altsyncram_2tg1" {  } { { "db/altsyncram_2tg1.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_2tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712336256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712336256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tg1 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_b_module:Project3_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2tg1:auto_generated " "Elaborating entity \"altsyncram_2tg1\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_register_bank_b_module:Project3_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2tg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_mult_cell Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell " "Elaborating entity \"Project3_nios2_mult_cell\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_mult_cell" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "Project3/synthesis/submodules/Project3_nios2_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712336513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712336513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336552 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1567712336563 "|Pong|Project3:inst58888|Project3_nios2:nios2|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712336996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "Project3/synthesis/submodules/Project3_nios2_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712337134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712337134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337145 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1567712337151 "|Pong|Project3:inst58888|Project3_nios2:nios2|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci " "Elaborating entity \"Project3_nios2_nios2_oci\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 7278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_debug Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_debug:the_Project3_nios2_nios2_oci_debug " "Elaborating entity \"Project3_nios2_nios2_oci_debug\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_debug:the_Project3_nios2_nios2_oci_debug\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_debug" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_debug:the_Project3_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_debug:the_Project3_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_altera_std_synchronizer" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_ocimem Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem " "Elaborating entity \"Project3_nios2_nios2_ocimem\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_ocimem" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_ociram_sp_ram_module Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\|Project3_nios2_ociram_sp_ram_module:Project3_nios2_ociram_sp_ram " "Elaborating entity \"Project3_nios2_ociram_sp_ram_module\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\|Project3_nios2_ociram_sp_ram_module:Project3_nios2_ociram_sp_ram\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_ociram_sp_ram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\|Project3_nios2_ociram_sp_ram_module:Project3_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\|Project3_nios2_ociram_sp_ram_module:Project3_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_altsyncram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ip71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ip71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ip71 " "Found entity 1: altsyncram_ip71" {  } { { "db/altsyncram_ip71.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_ip71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712337827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712337827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ip71 Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\|Project3_nios2_ociram_sp_ram_module:Project3_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ip71:auto_generated " "Elaborating entity \"altsyncram_ip71\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_ocimem:the_Project3_nios2_nios2_ocimem\|Project3_nios2_ociram_sp_ram_module:Project3_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ip71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_avalon_reg Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_avalon_reg:the_Project3_nios2_nios2_avalon_reg " "Elaborating entity \"Project3_nios2_nios2_avalon_reg\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_avalon_reg:the_Project3_nios2_nios2_avalon_reg\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_avalon_reg" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_break Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_break:the_Project3_nios2_nios2_oci_break " "Elaborating entity \"Project3_nios2_nios2_oci_break\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_break:the_Project3_nios2_nios2_oci_break\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_break" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_xbrk Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_xbrk:the_Project3_nios2_nios2_oci_xbrk " "Elaborating entity \"Project3_nios2_nios2_oci_xbrk\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_xbrk:the_Project3_nios2_nios2_oci_xbrk\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_xbrk" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_dbrk Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_dbrk:the_Project3_nios2_nios2_oci_dbrk " "Elaborating entity \"Project3_nios2_nios2_oci_dbrk\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_dbrk:the_Project3_nios2_nios2_oci_dbrk\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_dbrk" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_itrace Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_itrace:the_Project3_nios2_nios2_oci_itrace " "Elaborating entity \"Project3_nios2_nios2_oci_itrace\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_itrace:the_Project3_nios2_nios2_oci_itrace\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_itrace" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_dtrace Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_dtrace:the_Project3_nios2_nios2_oci_dtrace " "Elaborating entity \"Project3_nios2_nios2_oci_dtrace\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_dtrace:the_Project3_nios2_nios2_oci_dtrace\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_dtrace" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_td_mode Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_dtrace:the_Project3_nios2_nios2_oci_dtrace\|Project3_nios2_nios2_oci_td_mode:Project3_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Project3_nios2_nios2_oci_td_mode\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_dtrace:the_Project3_nios2_nios2_oci_dtrace\|Project3_nios2_nios2_oci_td_mode:Project3_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_fifo Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo " "Elaborating entity \"Project3_nios2_nios2_oci_fifo\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_fifo" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_compute_tm_count Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_nios2_oci_compute_tm_count:Project3_nios2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Project3_nios2_nios2_oci_compute_tm_count\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_nios2_oci_compute_tm_count:Project3_nios2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_fifowp_inc Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_nios2_oci_fifowp_inc:Project3_nios2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Project3_nios2_nios2_oci_fifowp_inc\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_nios2_oci_fifowp_inc:Project3_nios2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_fifocount_inc Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_nios2_oci_fifocount_inc:Project3_nios2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Project3_nios2_nios2_oci_fifocount_inc\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_nios2_oci_fifocount_inc:Project3_nios2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Project3_nios2_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_oci_test_bench Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_oci_test_bench:the_Project3_nios2_oci_test_bench " "Elaborating entity \"Project3_nios2_oci_test_bench\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_fifo:the_Project3_nios2_nios2_oci_fifo\|Project3_nios2_oci_test_bench:the_Project3_nios2_oci_test_bench\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_oci_test_bench" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_pib Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_pib:the_Project3_nios2_nios2_oci_pib " "Elaborating entity \"Project3_nios2_nios2_oci_pib\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_pib:the_Project3_nios2_nios2_oci_pib\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_pib" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_nios2_oci_im Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_im:the_Project3_nios2_nios2_oci_im " "Elaborating entity \"Project3_nios2_nios2_oci_im\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_nios2_oci_im:the_Project3_nios2_nios2_oci_im\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_im" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_jtag_debug_module_wrapper Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper " "Elaborating entity \"Project3_nios2_jtag_debug_module_wrapper\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_jtag_debug_module_wrapper" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_jtag_debug_module_tck Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|Project3_nios2_jtag_debug_module_tck:the_Project3_nios2_jtag_debug_module_tck " "Elaborating entity \"Project3_nios2_jtag_debug_module_tck\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|Project3_nios2_jtag_debug_module_tck:the_Project3_nios2_jtag_debug_module_tck\"" {  } { { "Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" "the_Project3_nios2_jtag_debug_module_tck" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_jtag_debug_module_sysclk Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|Project3_nios2_jtag_debug_module_sysclk:the_Project3_nios2_jtag_debug_module_sysclk " "Elaborating entity \"Project3_nios2_jtag_debug_module_sysclk\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|Project3_nios2_jtag_debug_module_sysclk:the_Project3_nios2_jtag_debug_module_sysclk\"" {  } { { "Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" "the_Project3_nios2_jtag_debug_module_sysclk" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712337986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Project3_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Project3_nios2_jtag_debug_module_phy\"" {  } { { "Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" "Project3_nios2_jtag_debug_module_phy" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Project3_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci\|Project3_nios2_jtag_debug_module_wrapper:the_Project3_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Project3_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_jtag_uart Project3:inst58888\|Project3_jtag_uart:jtag_uart " "Elaborating entity \"Project3_jtag_uart\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\"" {  } { { "Project3/synthesis/Project3.v" "jtag_uart" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_jtag_uart_scfifo_w Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w " "Elaborating entity \"Project3_jtag_uart_scfifo_w\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\"" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "the_Project3_jtag_uart_scfifo_w" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "wfifo" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338133 ""}  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567712338133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712338650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712338650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_w:the_Project3_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_jtag_uart_scfifo_r Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_r:the_Project3_jtag_uart_scfifo_r " "Elaborating entity \"Project3_jtag_uart_scfifo_r\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|Project3_jtag_uart_scfifo_r:the_Project3_jtag_uart_scfifo_r\"" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "the_Project3_jtag_uart_scfifo_r" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Project3:inst58888\|Project3_jtag_uart:jtag_uart\|alt_jtag_atlantic:Project3_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|alt_jtag_atlantic:Project3_jtag_uart_alt_jtag_atlantic\"" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "Project3_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project3:inst58888\|Project3_jtag_uart:jtag_uart\|alt_jtag_atlantic:Project3_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|alt_jtag_atlantic:Project3_jtag_uart_alt_jtag_atlantic\"" {  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712338822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project3:inst58888\|Project3_jtag_uart:jtag_uart\|alt_jtag_atlantic:Project3_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Project3:inst58888\|Project3_jtag_uart:jtag_uart\|alt_jtag_atlantic:Project3_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338822 ""}  } { { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567712338822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_Potenciometro1 Project3:inst58888\|Project3_Potenciometro1:potenciometro1 " "Elaborating entity \"Project3_Potenciometro1\" for hierarchy \"Project3:inst58888\|Project3_Potenciometro1:potenciometro1\"" {  } { { "Project3/synthesis/Project3.v" "potenciometro1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller Project3:inst58888\|lcd_controller:lcd_0 " "Elaborating entity \"lcd_controller\" for hierarchy \"Project3:inst58888\|lcd_controller:lcd_0\"" {  } { { "Project3/synthesis/Project3.v" "lcd_0" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_Ponto1 Project3:inst58888\|Project3_Ponto1:ponto1 " "Elaborating entity \"Project3_Ponto1\" for hierarchy \"Project3:inst58888\|Project3_Ponto1:ponto1\"" {  } { { "Project3/synthesis/Project3.v" "ponto1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_rstgame Project3:inst58888\|Project3_rstgame:rstgame " "Elaborating entity \"Project3_rstgame\" for hierarchy \"Project3:inst58888\|Project3_rstgame:rstgame\"" {  } { { "Project3/synthesis/Project3.v" "rstgame" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Project3:inst58888\|altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Project3:inst58888\|altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "Project3/synthesis/Project3.v" "nios2_custom_instruction_master_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_nios2_custom_instruction_master_multi_xconnect Project3:inst58888\|Project3_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"Project3_nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"Project3:inst58888\|Project3_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "Project3/synthesis/Project3.v" "nios2_custom_instruction_master_multi_xconnect" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Project3:inst58888\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Project3:inst58888\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "Project3/synthesis/Project3.v" "nios2_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "Project3/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712338851 "|Pong|Project3:inst58888|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "Project3/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712338851 "|Pong|Project3:inst58888|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Project3/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712338851 "|Pong|Project3:inst58888|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Project3:inst58888\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Project3:inst58888\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "Project3/synthesis/Project3.v" "nios2_instruction_master_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Project3:inst58888\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Project3:inst58888\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "Project3/synthesis/Project3.v" "nios2_data_master_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Project3:inst58888\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Project3:inst58888\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "Project3/synthesis/Project3.v" "nios2_jtag_debug_module_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Project3:inst58888\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Project3:inst58888\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Project3/synthesis/Project3.v" "onchip_memory_s1_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Project3:inst58888\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Project3:inst58888\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Project3/synthesis/Project3.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Project3:inst58888\|altera_merlin_slave_translator:potenciometro2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Project3:inst58888\|altera_merlin_slave_translator:potenciometro2_s1_translator\"" {  } { { "Project3/synthesis/Project3.v" "potenciometro2_s1_translator" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Project3:inst58888\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Project3:inst58888\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Project3/synthesis/Project3.v" "nios2_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Project3:inst58888\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Project3:inst58888\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Project3/synthesis/Project3.v" "nios2_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Project3:inst58888\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Project3:inst58888\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Project3/synthesis/Project3.v" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Project3:inst58888\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Project3:inst58888\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Project3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Project3:inst58888\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Project3:inst58888\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Project3/synthesis/Project3.v" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712338925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_addr_router Project3:inst58888\|Project3_addr_router:addr_router " "Elaborating entity \"Project3_addr_router\" for hierarchy \"Project3:inst58888\|Project3_addr_router:addr_router\"" {  } { { "Project3/synthesis/Project3.v" "addr_router" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 2778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_addr_router_default_decode Project3:inst58888\|Project3_addr_router:addr_router\|Project3_addr_router_default_decode:the_default_decode " "Elaborating entity \"Project3_addr_router_default_decode\" for hierarchy \"Project3:inst58888\|Project3_addr_router:addr_router\|Project3_addr_router_default_decode:the_default_decode\"" {  } { { "Project3/synthesis/submodules/Project3_addr_router.sv" "the_default_decode" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_addr_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_id_router Project3:inst58888\|Project3_id_router:id_router " "Elaborating entity \"Project3_id_router\" for hierarchy \"Project3:inst58888\|Project3_id_router:id_router\"" {  } { { "Project3/synthesis/Project3.v" "id_router" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 2810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_id_router_default_decode Project3:inst58888\|Project3_id_router:id_router\|Project3_id_router_default_decode:the_default_decode " "Elaborating entity \"Project3_id_router_default_decode\" for hierarchy \"Project3:inst58888\|Project3_id_router:id_router\|Project3_id_router_default_decode:the_default_decode\"" {  } { { "Project3/synthesis/submodules/Project3_id_router.sv" "the_default_decode" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Project3:inst58888\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Project3:inst58888\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Project3/synthesis/Project3.v" "limiter" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Project3:inst58888\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Project3:inst58888\|altera_reset_controller:rst_controller\"" {  } { { "Project3/synthesis/Project3.v" "rst_controller" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Project3:inst58888\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Project3:inst58888\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Project3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_cmd_xbar_demux Project3:inst58888\|Project3_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Project3_cmd_xbar_demux\" for hierarchy \"Project3:inst58888\|Project3_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Project3/synthesis/Project3.v" "cmd_xbar_demux" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_cmd_xbar_demux_001 Project3:inst58888\|Project3_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Project3_cmd_xbar_demux_001\" for hierarchy \"Project3:inst58888\|Project3_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Project3/synthesis/Project3.v" "cmd_xbar_demux_001" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_cmd_xbar_mux Project3:inst58888\|Project3_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Project3_cmd_xbar_mux\" for hierarchy \"Project3:inst58888\|Project3_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Project3/synthesis/Project3.v" "cmd_xbar_mux" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Project3:inst58888\|Project3_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Project3:inst58888\|Project3_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Project3/synthesis/submodules/Project3_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Project3:inst58888\|Project3_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Project3:inst58888\|Project3_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Project3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_rsp_xbar_demux Project3:inst58888\|Project3_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Project3_rsp_xbar_demux\" for hierarchy \"Project3:inst58888\|Project3_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Project3/synthesis/Project3.v" "rsp_xbar_demux" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 3319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_rsp_xbar_mux Project3:inst58888\|Project3_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Project3_rsp_xbar_mux\" for hierarchy \"Project3:inst58888\|Project3_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Project3/synthesis/Project3.v" "rsp_xbar_mux" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 3539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Project3:inst58888\|Project3_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Project3:inst58888\|Project3_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Project3/synthesis/submodules/Project3_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_rsp_xbar_mux.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Project3:inst58888\|Project3_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Project3:inst58888\|Project3_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Project3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project3_irq_mapper Project3:inst58888\|Project3_irq_mapper:irq_mapper " "Elaborating entity \"Project3_irq_mapper\" for hierarchy \"Project3:inst58888\|Project3_irq_mapper:irq_mapper\"" {  } { { "Project3/synthesis/Project3.v" "irq_mapper" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/Project3.v" 3605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce2 Debounce2:debounce " "Elaborating entity \"Debounce2\" for hierarchy \"Debounce2:debounce\"" {  } { { "Pong.bdf" "debounce" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 144 1384 1512 240 "debounce" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MiniDebounce Debounce2:debounce\|MiniDebounce:inst5 " "Elaborating entity \"MiniDebounce\" for hierarchy \"Debounce2:debounce\|MiniDebounce:inst5\"" {  } { { "Debounce2.bdf" "inst5" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Debounce2.bdf" { { 168 1512 1648 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA2 VGA2:inst1 " "Elaborating entity \"VGA2\" for hierarchy \"VGA2:inst1\"" {  } { { "Pong.bdf" "inst1" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 568 240 544 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(173) " "Verilog HDL assignment warning at VGA2.v(173): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339234 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(186) " "Verilog HDL assignment warning at VGA2.v(186): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339234 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(205) " "Verilog HDL assignment warning at VGA2.v(205): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339234 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(210) " "Verilog HDL assignment warning at VGA2.v(210): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339234 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(213) " "Verilog HDL assignment warning at VGA2.v(213): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339234 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(214) " "Verilog HDL assignment warning at VGA2.v(214): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(217) " "Verilog HDL assignment warning at VGA2.v(217): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(221) " "Verilog HDL assignment warning at VGA2.v(221): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(231) " "Verilog HDL assignment warning at VGA2.v(231): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(236) " "Verilog HDL assignment warning at VGA2.v(236): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(239) " "Verilog HDL assignment warning at VGA2.v(239): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(240) " "Verilog HDL assignment warning at VGA2.v(240): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(243) " "Verilog HDL assignment warning at VGA2.v(243): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(247) " "Verilog HDL assignment warning at VGA2.v(247): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(257) " "Verilog HDL assignment warning at VGA2.v(257): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(262) " "Verilog HDL assignment warning at VGA2.v(262): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(265) " "Verilog HDL assignment warning at VGA2.v(265): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(266) " "Verilog HDL assignment warning at VGA2.v(266): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(269) " "Verilog HDL assignment warning at VGA2.v(269): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(273) " "Verilog HDL assignment warning at VGA2.v(273): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(283) " "Verilog HDL assignment warning at VGA2.v(283): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(288) " "Verilog HDL assignment warning at VGA2.v(288): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(291) " "Verilog HDL assignment warning at VGA2.v(291): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339240 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(292) " "Verilog HDL assignment warning at VGA2.v(292): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(295) " "Verilog HDL assignment warning at VGA2.v(295): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(299) " "Verilog HDL assignment warning at VGA2.v(299): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(309) " "Verilog HDL assignment warning at VGA2.v(309): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(314) " "Verilog HDL assignment warning at VGA2.v(314): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(317) " "Verilog HDL assignment warning at VGA2.v(317): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(318) " "Verilog HDL assignment warning at VGA2.v(318): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(327) " "Verilog HDL assignment warning at VGA2.v(327): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(332) " "Verilog HDL assignment warning at VGA2.v(332): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(339) " "Verilog HDL assignment warning at VGA2.v(339): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(343) " "Verilog HDL assignment warning at VGA2.v(343): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(347) " "Verilog HDL assignment warning at VGA2.v(347): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(351) " "Verilog HDL assignment warning at VGA2.v(351): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(359) " "Verilog HDL assignment warning at VGA2.v(359): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(363) " "Verilog HDL assignment warning at VGA2.v(363): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(371) " "Verilog HDL assignment warning at VGA2.v(371): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(375) " "Verilog HDL assignment warning at VGA2.v(375): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(379) " "Verilog HDL assignment warning at VGA2.v(379): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(383) " "Verilog HDL assignment warning at VGA2.v(383): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(395) " "Verilog HDL assignment warning at VGA2.v(395): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339241 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(400) " "Verilog HDL assignment warning at VGA2.v(400): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(405) " "Verilog HDL assignment warning at VGA2.v(405): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(406) " "Verilog HDL assignment warning at VGA2.v(406): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(409) " "Verilog HDL assignment warning at VGA2.v(409): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(413) " "Verilog HDL assignment warning at VGA2.v(413): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(419) " "Verilog HDL assignment warning at VGA2.v(419): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(420) " "Verilog HDL assignment warning at VGA2.v(420): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(426) " "Verilog HDL assignment warning at VGA2.v(426): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(427) " "Verilog HDL assignment warning at VGA2.v(427): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(430) " "Verilog HDL assignment warning at VGA2.v(430): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(434) " "Verilog HDL assignment warning at VGA2.v(434): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(446) " "Verilog HDL assignment warning at VGA2.v(446): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(451) " "Verilog HDL assignment warning at VGA2.v(451): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(454) " "Verilog HDL assignment warning at VGA2.v(454): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(455) " "Verilog HDL assignment warning at VGA2.v(455): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(464) " "Verilog HDL assignment warning at VGA2.v(464): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(469) " "Verilog HDL assignment warning at VGA2.v(469): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(474) " "Verilog HDL assignment warning at VGA2.v(474): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(475) " "Verilog HDL assignment warning at VGA2.v(475): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(478) " "Verilog HDL assignment warning at VGA2.v(478): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(482) " "Verilog HDL assignment warning at VGA2.v(482): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(488) " "Verilog HDL assignment warning at VGA2.v(488): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339242 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(489) " "Verilog HDL assignment warning at VGA2.v(489): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339243 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(494) " "Verilog HDL assignment warning at VGA2.v(494): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(495) " "Verilog HDL assignment warning at VGA2.v(495): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(498) " "Verilog HDL assignment warning at VGA2.v(498): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(502) " "Verilog HDL assignment warning at VGA2.v(502): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(514) " "Verilog HDL assignment warning at VGA2.v(514): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(519) " "Verilog HDL assignment warning at VGA2.v(519): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(524) " "Verilog HDL assignment warning at VGA2.v(524): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(525) " "Verilog HDL assignment warning at VGA2.v(525): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(528) " "Verilog HDL assignment warning at VGA2.v(528): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(532) " "Verilog HDL assignment warning at VGA2.v(532): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(538) " "Verilog HDL assignment warning at VGA2.v(538): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(539) " "Verilog HDL assignment warning at VGA2.v(539): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(544) " "Verilog HDL assignment warning at VGA2.v(544): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(545) " "Verilog HDL assignment warning at VGA2.v(545): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(548) " "Verilog HDL assignment warning at VGA2.v(548): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(552) " "Verilog HDL assignment warning at VGA2.v(552): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(564) " "Verilog HDL assignment warning at VGA2.v(564): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(569) " "Verilog HDL assignment warning at VGA2.v(569): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(574) " "Verilog HDL assignment warning at VGA2.v(574): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(575) " "Verilog HDL assignment warning at VGA2.v(575): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339244 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(576) " "Verilog HDL assignment warning at VGA2.v(576): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(577) " "Verilog HDL assignment warning at VGA2.v(577): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(582) " "Verilog HDL assignment warning at VGA2.v(582): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(583) " "Verilog HDL assignment warning at VGA2.v(583): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(588) " "Verilog HDL assignment warning at VGA2.v(588): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(589) " "Verilog HDL assignment warning at VGA2.v(589): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(590) " "Verilog HDL assignment warning at VGA2.v(590): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(591) " "Verilog HDL assignment warning at VGA2.v(591): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(601) " "Verilog HDL assignment warning at VGA2.v(601): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(606) " "Verilog HDL assignment warning at VGA2.v(606): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(611) " "Verilog HDL assignment warning at VGA2.v(611): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(612) " "Verilog HDL assignment warning at VGA2.v(612): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(617) " "Verilog HDL assignment warning at VGA2.v(617): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(618) " "Verilog HDL assignment warning at VGA2.v(618): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(619) " "Verilog HDL assignment warning at VGA2.v(619): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(620) " "Verilog HDL assignment warning at VGA2.v(620): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(625) " "Verilog HDL assignment warning at VGA2.v(625): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(626) " "Verilog HDL assignment warning at VGA2.v(626): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(627) " "Verilog HDL assignment warning at VGA2.v(627): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(628) " "Verilog HDL assignment warning at VGA2.v(628): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(658) " "Verilog HDL assignment warning at VGA2.v(658): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339245 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(662) " "Verilog HDL assignment warning at VGA2.v(662): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(669) " "Verilog HDL assignment warning at VGA2.v(669): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(676) " "Verilog HDL assignment warning at VGA2.v(676): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(683) " "Verilog HDL assignment warning at VGA2.v(683): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(687) " "Verilog HDL assignment warning at VGA2.v(687): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(694) " "Verilog HDL assignment warning at VGA2.v(694): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(698) " "Verilog HDL assignment warning at VGA2.v(698): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(705) " "Verilog HDL assignment warning at VGA2.v(705): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(712) " "Verilog HDL assignment warning at VGA2.v(712): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(723) " "Verilog HDL assignment warning at VGA2.v(723): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(730) " "Verilog HDL assignment warning at VGA2.v(730): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(737) " "Verilog HDL assignment warning at VGA2.v(737): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(741) " "Verilog HDL assignment warning at VGA2.v(741): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(748) " "Verilog HDL assignment warning at VGA2.v(748): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(755) " "Verilog HDL assignment warning at VGA2.v(755): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(763) " "Verilog HDL assignment warning at VGA2.v(763): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(767) " "Verilog HDL assignment warning at VGA2.v(767): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(774) " "Verilog HDL assignment warning at VGA2.v(774): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(778) " "Verilog HDL assignment warning at VGA2.v(778): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(785) " "Verilog HDL assignment warning at VGA2.v(785): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(792) " "Verilog HDL assignment warning at VGA2.v(792): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339246 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(802) " "Verilog HDL assignment warning at VGA2.v(802): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(809) " "Verilog HDL assignment warning at VGA2.v(809): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(831) " "Verilog HDL assignment warning at VGA2.v(831): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(836) " "Verilog HDL assignment warning at VGA2.v(836): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(841) " "Verilog HDL assignment warning at VGA2.v(841): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(842) " "Verilog HDL assignment warning at VGA2.v(842): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(847) " "Verilog HDL assignment warning at VGA2.v(847): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(848) " "Verilog HDL assignment warning at VGA2.v(848): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(849) " "Verilog HDL assignment warning at VGA2.v(849): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(850) " "Verilog HDL assignment warning at VGA2.v(850): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(855) " "Verilog HDL assignment warning at VGA2.v(855): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(856) " "Verilog HDL assignment warning at VGA2.v(856): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(857) " "Verilog HDL assignment warning at VGA2.v(857): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(858) " "Verilog HDL assignment warning at VGA2.v(858): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(870) " "Verilog HDL assignment warning at VGA2.v(870): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA2.v(875) " "Verilog HDL assignment warning at VGA2.v(875): truncated value with size 32 to match size of target (2)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(881) " "Verilog HDL assignment warning at VGA2.v(881): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(882) " "Verilog HDL assignment warning at VGA2.v(882): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(883) " "Verilog HDL assignment warning at VGA2.v(883): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339247 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(884) " "Verilog HDL assignment warning at VGA2.v(884): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(889) " "Verilog HDL assignment warning at VGA2.v(889): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(890) " "Verilog HDL assignment warning at VGA2.v(890): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(895) " "Verilog HDL assignment warning at VGA2.v(895): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(896) " "Verilog HDL assignment warning at VGA2.v(896): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(897) " "Verilog HDL assignment warning at VGA2.v(897): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA2.v(898) " "Verilog HDL assignment warning at VGA2.v(898): truncated value with size 32 to match size of target (11)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA2.v(911) " "Verilog HDL assignment warning at VGA2.v(911): truncated value with size 32 to match size of target (4)" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339248 "|Pong|VGA2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor2 Divisor2:inst " "Elaborating entity \"Divisor2\" for hierarchy \"Divisor2:inst\"" {  } { { "Pong.bdf" "inst" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 672 880 1024 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX15Entradas MUX15Entradas:Mux15 " "Elaborating entity \"MUX15Entradas\" for hierarchy \"MUX15Entradas:Mux15\"" {  } { { "Pong.bdf" "Mux15" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1480 336 504 1784 "Mux15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339249 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida MUX15Entradas.v(4) " "Verilog HDL Always Construct warning at MUX15Entradas.v(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX15Entradas.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/MUX15Entradas.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1567712339249 "|Pong|MUX15Entradas:Mux15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida MUX15Entradas.v(4) " "Inferred latch for \"saida\" at MUX15Entradas.v(4)" {  } { { "MUX15Entradas.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/MUX15Entradas.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567712339249 "|Pong|MUX15Entradas:Mux15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade1 Velocidade1:Vel1 " "Elaborating entity \"Velocidade1\" for hierarchy \"Velocidade1:Vel1\"" {  } { { "Pong.bdf" "Vel1" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1096 1032 1176 1176 "Vel1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade1.v(15) " "Verilog HDL assignment warning at Velocidade1.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade1.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339258 "|Pong|Velocidade1:Vel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade2 Velocidade2:Vel2 " "Elaborating entity \"Velocidade2\" for hierarchy \"Velocidade2:Vel2\"" {  } { { "Pong.bdf" "Vel2" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1184 1032 1176 1264 "Vel2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade2.v(15) " "Verilog HDL assignment warning at Velocidade2.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade2.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339259 "|Pong|Velocidade2:Vel2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade3 Velocidade3:Vel3 " "Elaborating entity \"Velocidade3\" for hierarchy \"Velocidade3:Vel3\"" {  } { { "Pong.bdf" "Vel3" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1272 1032 1176 1352 "Vel3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade3.v(15) " "Verilog HDL assignment warning at Velocidade3.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade3.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade3.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339265 "|Pong|Velocidade3:Vel3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade4 Velocidade4:Vel4 " "Elaborating entity \"Velocidade4\" for hierarchy \"Velocidade4:Vel4\"" {  } { { "Pong.bdf" "Vel4" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1352 1032 1176 1432 "Vel4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade4.v(15) " "Verilog HDL assignment warning at Velocidade4.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade4.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade4.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339266 "|Pong|Velocidade4:Vel4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade5 Velocidade5:Vel5 " "Elaborating entity \"Velocidade5\" for hierarchy \"Velocidade5:Vel5\"" {  } { { "Pong.bdf" "Vel5" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1432 1032 1176 1512 "Vel5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade5.v(15) " "Verilog HDL assignment warning at Velocidade5.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade5.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade5.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339272 "|Pong|Velocidade5:Vel5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade6 Velocidade6:Vel6 " "Elaborating entity \"Velocidade6\" for hierarchy \"Velocidade6:Vel6\"" {  } { { "Pong.bdf" "Vel6" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1512 1032 1176 1592 "Vel6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade6.v(15) " "Verilog HDL assignment warning at Velocidade6.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade6.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade6.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339273 "|Pong|Velocidade6:Vel6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade7 Velocidade7:Vel7 " "Elaborating entity \"Velocidade7\" for hierarchy \"Velocidade7:Vel7\"" {  } { { "Pong.bdf" "Vel7" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1592 1032 1176 1672 "Vel7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade7.v(15) " "Verilog HDL assignment warning at Velocidade7.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade7.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade7.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339279 "|Pong|Velocidade7:Vel7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade8 Velocidade8:Vel8 " "Elaborating entity \"Velocidade8\" for hierarchy \"Velocidade8:Vel8\"" {  } { { "Pong.bdf" "Vel8" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1672 1032 1176 1752 "Vel8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade8.v(15) " "Verilog HDL assignment warning at Velocidade8.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade8.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade8.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339283 "|Pong|Velocidade8:Vel8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade9 Velocidade9:Vel9 " "Elaborating entity \"Velocidade9\" for hierarchy \"Velocidade9:Vel9\"" {  } { { "Pong.bdf" "Vel9" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1760 1032 1176 1840 "Vel9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade9.v(15) " "Verilog HDL assignment warning at Velocidade9.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade9.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade9.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339284 "|Pong|Velocidade9:Vel9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade10 Velocidade10:Vel10 " "Elaborating entity \"Velocidade10\" for hierarchy \"Velocidade10:Vel10\"" {  } { { "Pong.bdf" "Vel10" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1840 1032 1176 1920 "Vel10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade10.v(15) " "Verilog HDL assignment warning at Velocidade10.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade10.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade10.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339290 "|Pong|Velocidade10:Vel10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade11 Velocidade11:Vel11 " "Elaborating entity \"Velocidade11\" for hierarchy \"Velocidade11:Vel11\"" {  } { { "Pong.bdf" "Vel11" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 1920 1032 1176 2000 "Vel11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade11.v(15) " "Verilog HDL assignment warning at Velocidade11.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade11.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade11.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339291 "|Pong|Velocidade11:Vel11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade12 Velocidade12:Vel12 " "Elaborating entity \"Velocidade12\" for hierarchy \"Velocidade12:Vel12\"" {  } { { "Pong.bdf" "Vel12" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 2000 1032 1176 2080 "Vel12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade12.v(15) " "Verilog HDL assignment warning at Velocidade12.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade12.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade12.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339297 "|Pong|Velocidade12:Vel12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade13 Velocidade13:Vel13 " "Elaborating entity \"Velocidade13\" for hierarchy \"Velocidade13:Vel13\"" {  } { { "Pong.bdf" "Vel13" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 2080 1032 1176 2160 "Vel13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade13.v(15) " "Verilog HDL assignment warning at Velocidade13.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade13.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade13.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339300 "|Pong|Velocidade13:Vel13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade14 Velocidade14:Vel14 " "Elaborating entity \"Velocidade14\" for hierarchy \"Velocidade14:Vel14\"" {  } { { "Pong.bdf" "Vel14" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 2160 1032 1176 2240 "Vel14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade14.v(15) " "Verilog HDL assignment warning at Velocidade14.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade14.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade14.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339301 "|Pong|Velocidade14:Vel14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Velocidade15 Velocidade15:Vel15 " "Elaborating entity \"Velocidade15\" for hierarchy \"Velocidade15:Vel15\"" {  } { { "Pong.bdf" "Vel15" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 2240 1032 1176 2320 "Vel15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Velocidade15.v(15) " "Verilog HDL assignment warning at Velocidade15.v(15): truncated value with size 32 to match size of target (23)" {  } { { "Velocidade15.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Velocidade15.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567712339309 "|Pong|Velocidade15:Vel15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_N_1 lfsr_N_1:inst2 " "Elaborating entity \"lfsr_N_1\" for hierarchy \"lfsr_N_1:inst2\"" {  } { { "Pong.bdf" "inst2" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 568 696 840 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PaletasLimites PaletasLimites:inst19 " "Elaborating entity \"PaletasLimites\" for hierarchy \"PaletasLimites:inst19\"" {  } { { "Pong.bdf" "inst19" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 320 720 944 400 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADMAX1379 ADMAX1379:inst9 " "Elaborating entity \"ADMAX1379\" for hierarchy \"ADMAX1379:inst9\"" {  } { { "Pong.bdf" "inst9" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 168 144 392 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712339320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timing ADMAX1379.v(41) " "Verilog HDL or VHDL warning at ADMAX1379.v(41): object \"timing\" assigned a value but never read" {  } { { "ADMAX1379.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/ADMAX1379.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1567712339322 "|ADMAX1379"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Project3_nios2_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Project3_nios2_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "the_Project3_nios2_nios2_oci_itrace" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 3187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1567712341076 "|Pong|Project3:inst58888|Project3_nios2:nios2|Project3_nios2_nios2_oci:the_Project3_nios2_nios2_oci|Project3_nios2_nios2_oci_itrace:the_Project3_nios2_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_84t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_84t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_84t " "Found entity 1: sld_ela_trigger_84t" {  } { { "db/sld_ela_trigger_84t.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/sld_ela_trigger_84t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712342647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712342647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_project3_auto_signaltap_0_1_8d41.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_project3_auto_signaltap_0_1_8d41.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Project3_auto_signaltap_0_1_8d41 " "Found entity 1: sld_reserved_Project3_auto_signaltap_0_1_8d41" {  } { { "db/sld_reserved_project3_auto_signaltap_0_1_8d41.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/sld_reserved_project3_auto_signaltap_0_1_8d41.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712342676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712342676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkk " "Found entity 1: cmpr_nkk" {  } { { "db/cmpr_nkk.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cmpr_nkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712342862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712342862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_project3_auto_signaltap_0_2_8d41.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_project3_auto_signaltap_0_2_8d41.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Project3_auto_signaltap_0_2_8d41 " "Found entity 1: sld_reserved_Project3_auto_signaltap_0_2_8d41" {  } { { "db/sld_reserved_project3_auto_signaltap_0_2_8d41.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/sld_reserved_project3_auto_signaltap_0_2_8d41.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712343044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712343044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st14 " "Found entity 1: altsyncram_st14" {  } { { "db/altsyncram_st14.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/altsyncram_st14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712343504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712343504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712343872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712343872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712344742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712344742 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712344860 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PaletasLimites:inst20\|Ram1 " "RAM logic \"PaletasLimites:inst20\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "PaletasLimites.v" "Ram1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/PaletasLimites.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1567712349571 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PaletasLimites:inst20\|Ram0 " "RAM logic \"PaletasLimites:inst20\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "PaletasLimites.v" "Ram0" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/PaletasLimites.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1567712349571 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PaletasLimites:inst19\|Ram1 " "RAM logic \"PaletasLimites:inst19\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "PaletasLimites.v" "Ram1" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/PaletasLimites.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1567712349571 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PaletasLimites:inst19\|Ram0 " "RAM logic \"PaletasLimites:inst19\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "PaletasLimites.v" "Ram0" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/PaletasLimites.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1567712349571 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1567712349571 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Project3:inst58888\|Project3_nios2:nios2\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Project3:inst58888\|Project3_nios2:nios2\|Add8\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "Add8" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6606 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712362056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712362056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712362056 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1567712362056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project3:inst58888\|Project3_nios2:nios2\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"Project3:inst58888\|Project3_nios2:nios2\|lpm_add_sub:Add8\"" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6606 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712362116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project3:inst58888\|Project3_nios2:nios2\|lpm_add_sub:Add8 " "Instantiated megafunction \"Project3:inst58888\|Project3_nios2:nios2\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362116 ""}  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6606 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567712362116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712362175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712362175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362222 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567712362222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712362305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712362305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712362315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Project3:inst58888\|Project3_nios2:nios2\|Project3_nios2_mult_cell:the_Project3_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567712362322 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567712362322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567712362388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567712362388 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1567712364553 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1567712364553 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1567712364771 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1567712364771 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1567712364771 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1567712364771 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1567712364772 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567712364818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX15Entradas:Mux15\|saida " "Latch MUX15Entradas:Mux15\|saida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA2:inst1\|velocidade\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA2:inst1\|velocidade\[1\]" {  } { { "VGA2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/VGA2.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1567712365267 ""}  } { { "MUX15Entradas.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/MUX15Entradas.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1567712365267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 4533 -1 0 } } { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 4835 -1 0 } } { "Project3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Project3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 4571 -1 0 } } { "Project3/synthesis/submodules/Project3_jtag_uart.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 4867 -1 0 } } { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 6298 -1 0 } } { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 736 -1 0 } } { "Project3/synthesis/submodules/Project3_nios2.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/Project3_nios2.v" 4826 -1 0 } } { "Project3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Project3/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567712365312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567712365312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX15Entradas:Mux15\|saida " "LATCH primitive \"MUX15Entradas:Mux15\|saida\" is permanently enabled" {  } { { "MUX15Entradas.v" "" { Text "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/MUX15Entradas.v" 1 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1567712365977 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rs GND " "Pin \"rs\" is stuck at GND" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 384 1416 1592 400 "rs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "bl GND " "Pin \"bl\" is stuck at GND" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 432 1416 1592 448 "bl" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 208 432 608 224 "ADC_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_REFSEL VCC " "Pin \"ADC_REFSEL\" is stuck at VCC" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 224 432 608 240 "ADC_REFSEL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|ADC_REFSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SD GND " "Pin \"ADC_SD\" is stuck at GND" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 256 432 608 272 "ADC_SD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|ADC_SD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_UB GND " "Pin \"ADC_UB\" is stuck at GND" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 272 432 608 288 "ADC_UB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|ADC_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SEL GND " "Pin \"ADC_SEL\" is stuck at GND" {  } { { "Pong.bdf" "" { Schematic "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/Pong.bdf" { { 288 432 608 304 "ADC_SEL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712370248 "|Pong|ADC_SEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567712370248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712370949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567712384332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712384862 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567712385106 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567712385107 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1567712385253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712385445 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567712385927 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567712385927 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567712386068 "|Pong|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567712386068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712386207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/output_files/Project3.map.smsg " "Generated suppressed messages file C:/Users/Ramon Silva/Documents/GitHub/Ping-Pong/output_files/Project3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567712387054 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 5 9 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 5 of its 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1567712389525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567712389701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567712389701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7185 " "Implemented 7185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567712390715 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567712390715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6946 " "Implemented 6946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567712390715 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1567712390715 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1567712390715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567712390715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567712390915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 05 16:39:50 2019 " "Processing ended: Thu Sep 05 16:39:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567712390915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567712390915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567712390915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567712390915 ""}
