library IEEE;
    use IEEE.std_logic_1164.all;

    entity lab1 is
      port (
		sw : in STD_logic_vector(9 downto 0);
		hex5: out STD_logic_vector(6 downto 0);
		hex4: out STD_logic_vector(6 downto 0);
		ledr : out STD_logic_vector(9 downto 0)
	 );
  end entity lab1;

    architecture top_level of lab1 is

    begin 
		display1: work.decoder7segment port map(sw(9 downto 6), hex4);
		display2: work.decoder7segment port map(sw(5 downto 2), hex4);
 end architecture top_level;