// Seed: 3388439871
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7
);
  wire id_9;
  logic id_10 = id_5;
  wire [1 'h0 : 1] id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd41,
    parameter id_3 = 32'd75
) (
    input wand _id_0,
    input uwire id_1
    , id_9,
    output wire id_2,
    input tri0 _id_3,
    input wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7
);
  wire id_10;
  logic [id_3 : id_0] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_2,
      id_2,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_6 = 0;
  parameter id_12 = -1;
endmodule
