// Seed: 4017300018
module module_0 #(
    parameter id_1 = 32'd46
) ();
  _id_1 :
  assert property (@(posedge id_1 | !id_1) id_1)
  else $clog2(96);
  ;
  supply1 ["" : -1 'b0] id_2;
  assign id_2 = 1'h0;
  logic [id_1 : -1] id_3 = id_1 - id_3;
  logic id_4;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  output wire id_6;
  input wire id_5;
  output tri0 id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_18;
  assign id_4 = id_12 ? id_9 : 1 + -1;
endmodule
