vendor_name = ModelSim
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/three_line_to_eight_decimal_decoder.bdf
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/three_line_to_eight_decimal_decoder.vwf
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-1/db/three_line_to_eight_decimal_decoder.cbx.xml
source_file = 1, /home/timmy/altera/13.1/quartus/libraries/others/maxplus2/74139.bdf
design_name = three_line_to_eight_decimal_decoder
instance = comp, \Y0~output , Y0~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y1~output , Y1~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y2~output , Y2~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y3~output , Y3~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y4~output , Y4~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y5~output , Y5~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y6~output , Y6~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \Y7~output , Y7~output, three_line_to_eight_decimal_decoder, 1
instance = comp, \C~input , C~input, three_line_to_eight_decimal_decoder, 1
instance = comp, \B~input , B~input, three_line_to_eight_decimal_decoder, 1
instance = comp, \A~input , A~input, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~0 , inst|33~0, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~1 , inst|33~1, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~2 , inst|33~2, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~3 , inst|33~3, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~4 , inst|33~4, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~5 , inst|33~5, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~6 , inst|33~6, three_line_to_eight_decimal_decoder, 1
instance = comp, \inst|33~7 , inst|33~7, three_line_to_eight_decimal_decoder, 1
