Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Hex427Seg_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Hex427Seg_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Hex427Seg_sch"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Hex427Seg_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\MC14495.vf" into library work
Parsing module <MC14495>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\dispsync.v" into library work
Parsing module <dispsync>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\Hex427Seg_sch.vf" into library work
Parsing module <MC14495_MUSER_Hex427Seg_sch>.
Parsing module <Hex427Seg_sch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Hex427Seg_sch>.

Elaborating module <MC14495_MUSER_Hex427Seg_sch>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <INV>.

Elaborating module <OR2>.

Elaborating module <dispsync>.

Elaborating module <clkdiv>.

Elaborating module <BUF>.

Elaborating module <GND>.

Elaborating module <VCC>.
WARNING:HDLCompiler:552 - "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\Hex427Seg_sch.vf" Line 280: Input port LES[3] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Hex427Seg_sch>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\Hex427Seg_sch.vf".
WARNING:Xst:2898 - Port 'LES', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:647 - Input <SW<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Hex427Seg_sch> synthesized.

Synthesizing Unit <MC14495_MUSER_Hex427Seg_sch>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\Hex427Seg_sch.vf".
    Summary:
	no macro.
Unit <MC14495_MUSER_Hex427Seg_sch> synthesized.

Synthesizing Unit <dispsync>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\dispsync.v".
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 4-bit 4-to-1 multiplexer for signal <Hex> created at line 30.
    Found 1-bit 4-to-1 multiplexer for signal <p> created at line 30.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplexer(s).
Unit <dispsync> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\Exp6\MC14495_ZJU138\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_11_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <dispsync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <dispsync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_19> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_20> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_21> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_22> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_23> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_24> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_25> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_26> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_27> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_28> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_29> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_30> of sequential type is unconnected in block <Hex427Seg_sch>.
WARNING:Xst:2677 - Node <XLXI_3/clkdiv_31> of sequential type is unconnected in block <Hex427Seg_sch>.

Optimizing unit <MC14495_MUSER_Hex427Seg_sch> ...

Optimizing unit <Hex427Seg_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Hex427Seg_sch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Hex427Seg_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 108
#      AND2                        : 1
#      AND3                        : 11
#      AND4                        : 9
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 18
#      LUT2                        : 6
#      LUT6                        : 1
#      MUXCY                       : 18
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 4
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 19
#      FDC                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 5
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              19  out of  202800     0%  
 Number of Slice LUTs:                   33  out of  101400     0%  
    Number used as Logic:                33  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:      14  out of     33    42%  
   Number with an unused LUT:             0  out of     33     0%  
   Number of fully used LUT-FF pairs:    19  out of     33    57%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of    400     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.359ns (Maximum Frequency: 736.025MHz)
   Minimum input arrival time before clock: 1.360ns
   Maximum output required time after clock: 3.793ns
   Maximum combinational path delay: 1.560ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 1.359ns (frequency: 736.025MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.359ns (Levels of Logic = 20)
  Source:            XLXI_3/clkdiv_0 (FF)
  Destination:       XLXI_3/clkdiv_18 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_3/clkdiv_0 to XLXI_3/clkdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  XLXI_3/clkdiv_0 (XLXI_3/clkdiv_0)
     INV:I->O              1   0.054   0.000  XLXI_3/Mcount_clkdiv_lut<0>_INV_0 (XLXI_3/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_3/Mcount_clkdiv_cy<0> (XLXI_3/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<1> (XLXI_3/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<2> (XLXI_3/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<3> (XLXI_3/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<4> (XLXI_3/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<5> (XLXI_3/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<6> (XLXI_3/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<7> (XLXI_3/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<8> (XLXI_3/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<9> (XLXI_3/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<10> (XLXI_3/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<11> (XLXI_3/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<12> (XLXI_3/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<13> (XLXI_3/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<14> (XLXI_3/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<15> (XLXI_3/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<16> (XLXI_3/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           0   0.014   0.000  XLXI_3/Mcount_clkdiv_cy<17> (XLXI_3/Mcount_clkdiv_cy<17>)
     XORCY:CI->O           1   0.262   0.000  XLXI_3/Mcount_clkdiv_xor<18> (Result<18>)
     FDC:D                    -0.000          XLXI_3/clkdiv_18
    ----------------------------------------
    Total                      1.359ns (1.019ns logic, 0.339ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            RSTN (PAD)
  Destination:       XLXI_3/clkdiv_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: RSTN to XLXI_3/clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.339  RSTN_IBUF (RSTN_IBUF)
     INV:I->O             19   0.317   0.440  XLXI_5 (XLXN_24)
     FDC:CLR                   0.264          XLXI_3/clkdiv_0
    ----------------------------------------
    Total                      1.360ns (0.581ns logic, 0.779ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 117 / 12
-------------------------------------------------------------------------
Offset:              3.793ns (Levels of Logic = 6)
  Source:            XLXI_3/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_3/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.236   0.450  XLXI_3/clkdiv_17 (XLXI_3/clkdiv_17)
     LUT2:I0->O           11   0.043   0.395  XLXI_2/Mmux_Hex31 (Hex<2>)
     INV:I->O              8   0.317   0.642  XLXI_1/INV_2 (XLXI_1/ND2)
     AND4:I1->O            2   0.053   0.500  XLXI_1/AD20 (XLXI_1/A20)
     OR4:I3->O             1   0.161   0.603  XLXI_1/d_1 (XLXI_1/DD)
     OR2:I1->O             1   0.053   0.339  XLXI_1/XLXI_71 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      3.793ns (0.863ns logic, 2.930ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               1.560ns (Levels of Logic = 4)
  Source:            SW<1> (PAD)
  Destination:       SEGMENT<7> (PAD)

  Data Path: SW<1> to SEGMENT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.522  SW_1_IBUF (SW_1_IBUF)
     LUT6:I2->O            1   0.043   0.339  XLXI_2/Mmux_p11 (XLXN_20)
     INV:I->O              1   0.317   0.339  XLXI_1/XLXI_89 (SEGMENT_7_OBUF)
     OBUF:I->O                 0.000          SEGMENT_7_OBUF (SEGMENT<7>)
    ----------------------------------------
    Total                      1.560ns (0.360ns logic, 1.200ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.359|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.55 secs
 
--> 

Total memory usage is 239340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

