## Name: R.Sivakumar 
## Reg : 23013501

## Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
## Procedure

## Program:
<img width="145" alt="Screenshot 2023-12-30 152031" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/00da278b-6ff8-4233-8cfe-a5dadae39f7c">


## Logic diagram:
<img width="256" alt="Screenshot 2024-01-03 112712" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/78f3f6ef-ac83-41cd-8e1a-a678d0ce2700">



## Timing Diagram:


<img width="476" alt="Screenshot 2024-01-03 112758" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/9d6768e9-1869-478a-85b3-62a4d8a2ebb2">

## Truth table:
<img width="470" alt="Screenshot 2024-01-03 112738" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/b073c984-8eb9-4c85-a77f-6300b1c7f701">


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
