{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 00:30:20 2016 " "Info: Processing started: Sun Jan 10 00:30:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dcpu -c dcpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dcpu -c dcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dcpu EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"dcpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 33659 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 33660 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 33661 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 125 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 125 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[7\] " "Info: Pin gpio_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[7] } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 14 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[15\] " "Info: Pin gpio_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[15] } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 14 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 71 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[23\] " "Info: Pin gpio_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[23] } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 14 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 79 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[31\] " "Info: Pin gpio_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[31] } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 14 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 87 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdr_addr_o\[12\] " "Info: Pin sdr_addr_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_addr_o[12] } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 32 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_addr_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 134 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_we\|combout " "Warning: Node \"openmips0\|mem0\|dm_we\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[29\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[29\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[30\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[30\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[31\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[31\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[0\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[0\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|stallreq\|combout " "Warning: Node \"openmips0\|ex0\|stallreq\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|exp_no\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|exp_no\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|exp_no\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|exp_no\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[0\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[0\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_fl\|combout " "Warning: Node \"openmips0\|ex0\|jmp_fl\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_exp_fl\|combout " "Warning: Node \"openmips0\|mem0\|mem_exp_fl\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[30\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[30\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_fl\|combout " "Warning: Node \"openmips0\|mem0\|ret_fl\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[1\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[1\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|of\|combout " "Warning: Node \"openmips0\|ex0\|of\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 123 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[0\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[0\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[29\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[29\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[31\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[31\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[30\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[30\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|start_div_o\|combout " "Warning: Node \"openmips0\|ex0\|start_div_o\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[29\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[29\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[31\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[31\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_aluop\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_aluop\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[0\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[0\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cf\|combout " "Warning: Node \"openmips0\|ex0\|cf\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 125 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[28\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[28\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[11\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[11\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wd_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|wd_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wd_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|wd_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wd_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|wd_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wd_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|wd_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wreg_o\|combout " "Warning: Node \"openmips0\|ex0\|wreg_o\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wd_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|wd_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_eflag\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_eflag\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[30\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[30\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[27\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[27\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[3\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[5\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[7\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_aluop_t.00011001_14134\|combout " "Warning: Node \"openmips0\|ex0\|div_aluop_t.00011001_14134\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_aluop_t.00011010_14128\|combout " "Warning: Node \"openmips0\|ex0\|div_aluop_t.00011010_14128\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_aluop_t.00011011_14122\|combout " "Warning: Node \"openmips0\|ex0\|div_aluop_t.00011011_14122\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[1\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_dest_addr_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_dest_addr_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wd_o\[0\]\|combout " "Warning: Node \"openmips0\|mem0\|wd_o\[0\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wd_o\[1\]\|combout " "Warning: Node \"openmips0\|mem0\|wd_o\[1\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wd_o\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|wd_o\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[29\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[29\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[28\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[28\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[26\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[26\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[31\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[31\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[2\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[1\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[0\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[6\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[0\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[94\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[94\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len\[5\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len\[4\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len\[3\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[6\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[7\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[93\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[93\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[3\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[2\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[5\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_pos\[4\]\|combout " "Warning: Node \"openmips0\|id0\|cur_pos\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_dest_addr_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_dest_addr_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_dest_addr_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_dest_addr_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_dest_addr_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_dest_addr_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_dest_addr_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_dest_addr_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wd_o\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|wd_o\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wd_o\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|wd_o\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wreg_o\|combout " "Warning: Node \"openmips0\|mem0\|wreg_o\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[7\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[7\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[28\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[28\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[27\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[27\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[25\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[25\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|tot_len_i\[4\]\|combout " "Warning: Node \"openmips0\|id0\|tot_len_i\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[95\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[95\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[77\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[77\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[85\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[85\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[80\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[80\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[6\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[6\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[27\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[27\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[26\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[26\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[24\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[24\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[1\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[1\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[92\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[92\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[91\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[91\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[90\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[90\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[89\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[89\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[88\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[88\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[23\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[23\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[22\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[22\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[78\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[78\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[86\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[86\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[21\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[21\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[82\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[82\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[81\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[81\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[7\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[7\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[2\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[2\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[26\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[26\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[25\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[25\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[24\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[24\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[23\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[23\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[22\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[22\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[21\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[21\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[20\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[20\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[19\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[19\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[18\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[18\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[17\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[17\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[16\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[16\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[15\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[15\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[14\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[14\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[13\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[13\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[9\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[9\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[8\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[8\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|wdata_o\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|wdata_o\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[25\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[25\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[23\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[23\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[84\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[84\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[83\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[83\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[73\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[73\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[69\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[69\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[1\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[1\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[72\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[72\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[75\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[75\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[0\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[0\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[4\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[4\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[71\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[71\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[65\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[65\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[66\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[66\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[70\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[70\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[6\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[6\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[87\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[87\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[24\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[24\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[22\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[22\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[1\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[1\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[64\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[64\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|pre_66\|combout " "Warning: Node \"openmips0\|id0\|pre_66\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 87 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[7\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[7\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[68\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[68\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[76\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[76\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[67\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[67\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[5\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[5\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[74\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[74\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[79\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[79\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[2\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[2\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[3\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[3\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[15\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[15\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[20\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[20\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[17\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[17\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[16\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[16\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_alusel\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_alusel\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[23\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[23\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[22\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[22\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[21\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[21\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[20\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[20\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[19\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[19\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[18\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[18\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[17\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[17\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[16\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[16\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[15\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[15\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[14\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[14\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[13\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[13\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[12\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[12\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[10\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[10\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[9\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[9\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[8\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[8\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[5\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[5\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[4\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[4\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dbus_if\|cpu_data_o\[3\]\|combout " "Warning: Node \"openmips0\|dbus_if\|cpu_data_o\[3\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|wdata_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|wdata_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[21\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[21\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[14\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[14\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[12\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[12\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[13\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[13\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[10\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[10\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[8\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[8\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[11\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[11\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[9\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[9\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[19\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[19\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[51\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[51\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[59\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[59\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[20\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[20\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[7\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[7\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[1\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[1\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[30\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[30\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[31\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[31\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[28\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[28\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[29\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[29\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[26\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[26\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[24\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[24\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[27\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[27\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[25\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[25\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ibus_if\|cpu_data_o\[18\]\|combout " "Warning: Node \"openmips0\|ibus_if\|cpu_data_o\[18\]\|combout\" is a latch" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[60\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[60\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_val\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_val\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[61\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[61\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[62\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[62\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[46\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[46\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[54\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[54\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[19\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[19\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[56\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[56\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|reg_eflag\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|reg_eflag\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[45\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[45\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[53\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[53\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[18\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[18\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[63\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[63\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[40\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[40\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[48\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[48\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[44\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[44\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[52\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[52\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[17\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[17\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[47\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[47\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[55\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[55\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[58\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[58\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[36\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[36\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[43\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[43\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[38\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[38\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[16\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[16\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|logicout\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|logicout\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[57\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[57\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[49\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[49\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[50\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[50\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[42\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[42\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[41\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[41\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[15\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[15\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[39\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[39\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[35\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[35\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|shiftres\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|shiftres\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|arithres\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|arithres\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[37\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[37\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[14\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[14\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[33\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[33\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|moveres\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|moveres\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[30\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[30\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[13\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[13\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|expres\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|expres\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[29\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[29\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[24\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[24\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[32\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[32\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[34\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[34\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmpres\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|jmpres\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|sysres\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|sysres\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[28\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[28\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[31\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[31\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[27\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[27\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[22\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[22\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_exp_pc_to_o\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_exp_pc_to_o\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[26\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[26\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[25\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[25\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[20\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[20\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[9\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[9\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[23\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[23\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_exp_pc_to_o\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_exp_pc_to_o\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[19\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[19\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[21\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[21\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[8\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[8\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[7\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[7\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|jmp_addr\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|jmp_addr\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|ret_addr\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|ret_addr\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[17\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[17\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[14\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[14\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[13\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[13\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[8\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[8\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[16\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[16\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[18\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[18\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[12\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[12\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[6\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[15\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[15\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[11\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[11\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[10\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[10\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[9\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[9\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[7\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[3\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[5\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[4\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[1\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[0\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|cur_inst\[2\]\|combout " "Warning: Node \"openmips0\|id0\|cur_inst\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_b_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|div_b_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|div_s_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|div_s_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[8\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[8\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[9\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[9\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[13\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[13\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[14\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[14\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[15\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[15\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[16\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[16\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[17\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[17\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[18\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[18\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[19\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[19\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[20\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[20\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[21\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[21\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[22\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[22\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[23\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[23\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[24\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[24\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[25\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[25\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[26\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[26\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[27\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[27\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[28\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[28\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[29\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[29\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[30\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[30\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_data_o\[31\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_data_o\[31\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_data_j_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_data_j_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[7\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[7\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[8\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[8\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[9\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[9\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[13\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[13\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[14\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[14\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[15\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[15\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[16\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[16\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[17\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[17\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[18\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[18\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[19\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[19\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[20\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[20\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|dm_addr\[21\]\|combout " "Warning: Node \"openmips0\|mem0\|dm_addr\[21\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_j_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_j_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|mem_addr_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|mem_addr_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dcpu.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'dcpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|reg_fl\|combout " "Warning: Node \"openmips0\|ex0\|reg_fl\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|reg_fl~0\|datac " "Warning: Node \"openmips0\|ex0\|reg_fl~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|reg_fl~0\|combout " "Warning: Node \"openmips0\|ex0\|reg_fl~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|reg_fl\|datab " "Warning: Node \"openmips0\|ex0\|reg_fl\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 36 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|exp_no\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|exp_no\[6\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|exp_no\[6\]~20\|datac " "Warning: Node \"openmips0\|ex0\|exp_no\[6\]~20\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|exp_no\[6\]~20\|combout " "Warning: Node \"openmips0\|ex0\|exp_no\[6\]~20\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "openmips0\|ex0\|exp_no\[6\]\|datab " "Warning: Node \"openmips0\|ex0\|exp_no\[6\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector127~2  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|Selector127~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~11  from: datab  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~11  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~12  from: datab  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~13  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~13  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~14  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~14  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~16  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~16  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~17  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~17  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~19  from: datad  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~32  from: datab  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~33  from: datab  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~33  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~35  from: datab  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~35  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~53  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~53  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~56  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~56  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~59  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~59  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Selector57~71  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|Selector57~71  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr0~8  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|WideOr0~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr0~9  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr0~9  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr17~4  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|WideOr17~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr17~7  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|WideOr17~7  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr17~8  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr17~8  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr27~6  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr27~6  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr29~3  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr29~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr32~1  from: datad  to: combout " "Info: Cell: openmips0\|ex0\|WideOr32~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr32~2  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr32~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr32~4  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr32~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr34~4  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr34~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr35~3  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr35~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr36~14  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr36~14  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr38~3  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr38~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr40~4  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr40~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr40~6  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr40~6  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr42~23  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr42~23  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr42~26  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|WideOr42~26  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr51~3  from: dataa  to: combout " "Info: Cell: openmips0\|ex0\|WideOr51~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|WideOr51~9  from: datac  to: combout " "Info: Cell: openmips0\|ex0\|WideOr51~9  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|reg_dest_addr_o\[4\]~7  from: datab  to: combout " "Info: Cell: openmips0\|ex0\|reg_dest_addr_o\[4\]~7  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: openmips0\|ex0\|reg_fl~0\|datad  to: openmips0\|ex0\|reg_fl\|combout " "Info: From: openmips0\|ex0\|reg_fl~0\|datad  to: openmips0\|ex0\|reg_fl\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|WideOr9~1  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|WideOr9~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2309 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2310 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2311 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2312 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[5\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2313 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2314 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2315 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[11\] " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[11\]" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 35 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_reg1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 2284 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Info: Destination node openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/if_id.v" 21 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|if_id:if_id0|id_inst[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 3845 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|if_id:if_id0\|id_inst\[30\] " "Info: Destination node openmips:openmips0\|if_id:if_id0\|id_inst\[30\]" {  } { { "if_id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/if_id.v" 21 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|if_id:if_id0|id_inst[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 3844 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 6 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 151 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|div_b_o\[31\]~0  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|div_b_o\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|div_b_o[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 30041 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|mem:mem0\|Equal0~0  " "Info: Automatically promoted node openmips:openmips0\|mem:mem0\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|mem:mem0\|dm_data_o\[31\]~2 " "Info: Destination node openmips:openmips0\|mem:mem0\|dm_data_o\[31\]~2" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|mem:mem0|dm_data_o[31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 4781 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|mem:mem0\|ret_addr\[31\]~10 " "Info: Destination node openmips:openmips0\|mem:mem0\|ret_addr\[31\]~10" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|mem:mem0|ret_addr[31]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 5261 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|mem:mem0|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 4778 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|Selector57~59  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|Selector57~59 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|Selector57~59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 5236 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|mem:mem0\|ret_addr\[31\]~10  " "Info: Automatically promoted node openmips:openmips0\|mem:mem0\|ret_addr\[31\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|mem:mem0|ret_addr[31]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 5261 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|bus_if:dbus_if\|Selector101~0  " "Info: Automatically promoted node openmips:openmips0\|bus_if:dbus_if\|Selector101~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 108 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|bus_if:dbus_if|Selector101~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 12139 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|bus_if:ibus_if\|Selector101~0  " "Info: Automatically promoted node openmips:openmips0\|bus_if:ibus_if\|Selector101~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 108 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|bus_if:ibus_if|Selector101~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 26069 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|arithres\[0\]~93  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|arithres\[0\]~93 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|arithres[0]~93 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 33131 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|reg_val\[31\]~105  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|reg_val\[31\]~105 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|reg_val[31]~105 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 32719 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr17~8  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr17~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr17~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 26875 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr29~3  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr29~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr29~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 12476 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr35~3  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr35~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr35~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 26819 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr36~14  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr36~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr36~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 26895 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr38~3  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr38~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr38~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 12471 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr40~6  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr40~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr40~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 26885 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr43~3  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr43~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|WideOr43~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 26878 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 0 5 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 44 20 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 61 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 22 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:28 " "Info: Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:01:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:02 " "Info: Fitter placement operations ending: elapsed time is 00:06:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 3.2% " "Info: 2e+03 ns of routing delay (approximately 3.2% of available device routing delay) added to meet hold timing." {  } {  } 0 0 "%1!s! of routing delay (approximately %2!s! of available device routing delay) added to meet hold timing." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "49 " "Info: Router estimated average interconnect usage is 49% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "75 X11_Y12 X21_Y23 " "Info: Router estimated peak interconnect usage is 75% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:51:19 " "Info: Fitter routing operations ending: elapsed time is 00:51:19" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Warning: Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[0\] 0 " "Info: Pin \"sdr_dq_io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[1\] 0 " "Info: Pin \"sdr_dq_io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[2\] 0 " "Info: Pin \"sdr_dq_io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[3\] 0 " "Info: Pin \"sdr_dq_io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[4\] 0 " "Info: Pin \"sdr_dq_io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[5\] 0 " "Info: Pin \"sdr_dq_io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[6\] 0 " "Info: Pin \"sdr_dq_io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[7\] 0 " "Info: Pin \"sdr_dq_io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[8\] 0 " "Info: Pin \"sdr_dq_io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[9\] 0 " "Info: Pin \"sdr_dq_io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[10\] 0 " "Info: Pin \"sdr_dq_io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[11\] 0 " "Info: Pin \"sdr_dq_io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[12\] 0 " "Info: Pin \"sdr_dq_io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[13\] 0 " "Info: Pin \"sdr_dq_io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[14\] 0 " "Info: Pin \"sdr_dq_io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[15\] 0 " "Info: Pin \"sdr_dq_io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_out 0 " "Info: Pin \"uart_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[0\] 0 " "Info: Pin \"gpio_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[1\] 0 " "Info: Pin \"gpio_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[2\] 0 " "Info: Pin \"gpio_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[3\] 0 " "Info: Pin \"gpio_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[4\] 0 " "Info: Pin \"gpio_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[5\] 0 " "Info: Pin \"gpio_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[6\] 0 " "Info: Pin \"gpio_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[7\] 0 " "Info: Pin \"gpio_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[8\] 0 " "Info: Pin \"gpio_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[9\] 0 " "Info: Pin \"gpio_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[10\] 0 " "Info: Pin \"gpio_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[11\] 0 " "Info: Pin \"gpio_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[12\] 0 " "Info: Pin \"gpio_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[13\] 0 " "Info: Pin \"gpio_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[14\] 0 " "Info: Pin \"gpio_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[15\] 0 " "Info: Pin \"gpio_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[16\] 0 " "Info: Pin \"gpio_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[17\] 0 " "Info: Pin \"gpio_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[18\] 0 " "Info: Pin \"gpio_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[19\] 0 " "Info: Pin \"gpio_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[20\] 0 " "Info: Pin \"gpio_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[21\] 0 " "Info: Pin \"gpio_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[22\] 0 " "Info: Pin \"gpio_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[23\] 0 " "Info: Pin \"gpio_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[24\] 0 " "Info: Pin \"gpio_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[25\] 0 " "Info: Pin \"gpio_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[26\] 0 " "Info: Pin \"gpio_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[27\] 0 " "Info: Pin \"gpio_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[28\] 0 " "Info: Pin \"gpio_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[29\] 0 " "Info: Pin \"gpio_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[30\] 0 " "Info: Pin \"gpio_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[31\] 0 " "Info: Pin \"gpio_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[0\] 0 " "Info: Pin \"flash_addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[1\] 0 " "Info: Pin \"flash_addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[2\] 0 " "Info: Pin \"flash_addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[3\] 0 " "Info: Pin \"flash_addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[4\] 0 " "Info: Pin \"flash_addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[5\] 0 " "Info: Pin \"flash_addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[6\] 0 " "Info: Pin \"flash_addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[7\] 0 " "Info: Pin \"flash_addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[8\] 0 " "Info: Pin \"flash_addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[9\] 0 " "Info: Pin \"flash_addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[10\] 0 " "Info: Pin \"flash_addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[11\] 0 " "Info: Pin \"flash_addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[12\] 0 " "Info: Pin \"flash_addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[13\] 0 " "Info: Pin \"flash_addr_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[14\] 0 " "Info: Pin \"flash_addr_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[15\] 0 " "Info: Pin \"flash_addr_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[16\] 0 " "Info: Pin \"flash_addr_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[17\] 0 " "Info: Pin \"flash_addr_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[18\] 0 " "Info: Pin \"flash_addr_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[19\] 0 " "Info: Pin \"flash_addr_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[20\] 0 " "Info: Pin \"flash_addr_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[21\] 0 " "Info: Pin \"flash_addr_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_we_o 0 " "Info: Pin \"flash_we_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_rst_o 0 " "Info: Pin \"flash_rst_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_oe_o 0 " "Info: Pin \"flash_oe_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_ce_o 0 " "Info: Pin \"flash_ce_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_clk_o 0 " "Info: Pin \"sdr_clk_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cs_n_o 0 " "Info: Pin \"sdr_cs_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cke_o 0 " "Info: Pin \"sdr_cke_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ras_n_o 0 " "Info: Pin \"sdr_ras_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cas_n_o 0 " "Info: Pin \"sdr_cas_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_we_n_o 0 " "Info: Pin \"sdr_we_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dqm_o\[0\] 0 " "Info: Pin \"sdr_dqm_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dqm_o\[1\] 0 " "Info: Pin \"sdr_dqm_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ba_o\[0\] 0 " "Info: Pin \"sdr_ba_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ba_o\[1\] 0 " "Info: Pin \"sdr_ba_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[0\] 0 " "Info: Pin \"sdr_addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[1\] 0 " "Info: Pin \"sdr_addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[2\] 0 " "Info: Pin \"sdr_addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[3\] 0 " "Info: Pin \"sdr_addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[4\] 0 " "Info: Pin \"sdr_addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[5\] 0 " "Info: Pin \"sdr_addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[6\] 0 " "Info: Pin \"sdr_addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[7\] 0 " "Info: Pin \"sdr_addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[8\] 0 " "Info: Pin \"sdr_addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[9\] 0 " "Info: Pin \"sdr_addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[10\] 0 " "Info: Pin \"sdr_addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[11\] 0 " "Info: Pin \"sdr_addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[12\] 0 " "Info: Pin \"sdr_addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[0\] a permanently disabled " "Info: Pin sdr_dq_io\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[0\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 135 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[1\] a permanently disabled " "Info: Pin sdr_dq_io\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[1\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 136 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[2\] a permanently disabled " "Info: Pin sdr_dq_io\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[2\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 137 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[3\] a permanently disabled " "Info: Pin sdr_dq_io\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[3\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 138 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[4\] a permanently disabled " "Info: Pin sdr_dq_io\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[4\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 139 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[5\] a permanently disabled " "Info: Pin sdr_dq_io\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[5\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 140 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[6\] a permanently disabled " "Info: Pin sdr_dq_io\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[6\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 141 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[7\] a permanently disabled " "Info: Pin sdr_dq_io\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[7\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 142 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[8\] a permanently disabled " "Info: Pin sdr_dq_io\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[8\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 143 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[9\] a permanently disabled " "Info: Pin sdr_dq_io\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[9\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 144 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[10\] a permanently disabled " "Info: Pin sdr_dq_io\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[10\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 145 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[11\] a permanently disabled " "Info: Pin sdr_dq_io\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[11\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 146 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[12\] a permanently disabled " "Info: Pin sdr_dq_io\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[12\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 147 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[13\] a permanently disabled " "Info: Pin sdr_dq_io\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[13\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 148 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[14\] a permanently disabled " "Info: Pin sdr_dq_io\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[14\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 149 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_dq_io\[15\] a permanently disabled " "Info: Pin sdr_dq_io\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_dq_io[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[15\]" } } } } { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/user/dcpu_1/project/2002/dcpu/" { { 0 { 0 ""} 0 150 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 852 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 852 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Info: Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 01:28:54 2016 " "Info: Processing ended: Sun Jan 10 01:28:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:58:34 " "Info: Elapsed time: 00:58:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:58:29 " "Info: Total CPU time (on all processors): 00:58:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
