

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_9_9_s'
================================================================
* Date:           Thu May 27 10:19:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       26|       26| 86.658 ns | 86.658 ns |   26|   26|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       11|       11|         2|          1|          1|    11|    yes   |
        |- Loop 2  |       11|       11|         2|          1|          1|    11|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_42 = alloca float"   --->   Operation 9 'alloca' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_43 = alloca float"   --->   Operation 10 'alloca' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_44 = alloca float"   --->   Operation 11 'alloca' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_45 = alloca float"   --->   Operation 12 'alloca' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_46 = alloca float"   --->   Operation 13 'alloca' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_47 = alloca float"   --->   Operation 14 'alloca' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_48 = alloca float"   --->   Operation 15 'alloca' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_49 = alloca float"   --->   Operation 16 'alloca' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_50 = alloca float"   --->   Operation 17 'alloca' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_51 = alloca float"   --->   Operation 18 'alloca' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ 9, %0 ], [ %c2_V, %hls_label_537_end ]"   --->   Operation 22 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%local_U_0_0_064_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 23 'load' 'local_U_0_0_064_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_42_load = load float* %tmp_42" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 24 'load' 'tmp_42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_43_load = load float* %tmp_43" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 25 'load' 'tmp_43_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_44_load = load float* %tmp_44" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 26 'load' 'tmp_44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_45_load = load float* %tmp_45" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 27 'load' 'tmp_45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_46_load = load float* %tmp_46" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 28 'load' 'tmp_46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_47_load = load float* %tmp_47" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 29 'load' 'tmp_47_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_48_load = load float* %tmp_48" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 30 'load' 'tmp_48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_49_load = load float* %tmp_49" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 31 'load' 'tmp_49_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_50_load = load float* %tmp_50" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 32 'load' 'tmp_50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_51_load = load float* %tmp_51" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 33 'load' 'tmp_51_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.63ns)   --->   "%icmp_ln587 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 34 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<9, 9>.exit.preheader", label %hls_label_537_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.63ns)   --->   "switch i5 %p_02_0_i, label %branch30 [
    i5 9, label %hls_label_537_begin.hls_label_537_end_crit_edge
    i5 10, label %branch21
    i5 11, label %branch22
    i5 12, label %branch23
    i5 13, label %branch24
    i5 14, label %branch25
    i5 15, label %branch26
    i5 -16, label %branch27
    i5 -15, label %branch28
    i5 -14, label %branch29
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 37 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.63>
ST_2 : Operation 38 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 38 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str72)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 39 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 40 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%tmp_54 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 41 'read' 'tmp_54' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_50" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 42 'store' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 43 'br' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_49" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 44 'store' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 45 'br' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_48" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 46 'store' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 47 'br' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_47" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 48 'store' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 49 'br' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_46" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 50 'store' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 51 'br' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_45" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'store' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_44" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'store' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_43" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'store' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 57 'br' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_42" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 58 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 59 'br' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'br' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_54, float* %tmp_51" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_537_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'br' <Predicate = (p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1001 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str72, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 64 'specregionend' 'empty_1001' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 65 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 66 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<9, 9>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.78>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%c3_0_i = phi i4 [ %c3, %hls_label_538_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<9, 9>.exit.preheader" ]"   --->   Operation 67 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln637 = icmp eq i4 %c3_0_i, -5" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 68 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_1002 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 69 'speclooptripcount' 'empty_1002' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.33ns)   --->   "%c3 = add i4 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 70 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<9, 9>.exit", label %hls_label_538_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.78ns)   --->   "switch i4 %c3_0_i, label %branch10 [
    i4 0, label %hls_label_538_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 72 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.78>
ST_5 : Operation 73 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 73 'br' <Predicate = (!icmp_ln637 & c3_0_i == 9)> <Delay = 0.78>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 74 'br' <Predicate = (!icmp_ln637 & c3_0_i == 8)> <Delay = 0.78>
ST_5 : Operation 75 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 75 'br' <Predicate = (!icmp_ln637 & c3_0_i == 7)> <Delay = 0.78>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 76 'br' <Predicate = (!icmp_ln637 & c3_0_i == 6)> <Delay = 0.78>
ST_5 : Operation 77 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 77 'br' <Predicate = (!icmp_ln637 & c3_0_i == 5)> <Delay = 0.78>
ST_5 : Operation 78 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 78 'br' <Predicate = (!icmp_ln637 & c3_0_i == 4)> <Delay = 0.78>
ST_5 : Operation 79 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 79 'br' <Predicate = (!icmp_ln637 & c3_0_i == 3)> <Delay = 0.78>
ST_5 : Operation 80 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 80 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.78>
ST_5 : Operation 81 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 81 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.78>
ST_5 : Operation 82 [1/1] (0.78ns)   --->   "br label %hls_label_538_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 82 'br' <Predicate = (!icmp_ln637 & c3_0_i != 0 & c3_0_i != 1 & c3_0_i != 2 & c3_0_i != 3 & c3_0_i != 4 & c3_0_i != 5 & c3_0_i != 6 & c3_0_i != 7 & c3_0_i != 8 & c3_0_i != 9)> <Delay = 0.78>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str71)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 83 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 84 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_42_load, %branch1 ], [ %tmp_43_load, %branch2 ], [ %tmp_44_load, %branch3 ], [ %tmp_45_load, %branch4 ], [ %tmp_46_load, %branch5 ], [ %tmp_47_load, %branch6 ], [ %tmp_48_load, %branch7 ], [ %tmp_49_load, %branch8 ], [ %tmp_50_load, %branch9 ], [ %tmp_51_load, %branch10 ], [ %local_U_0_0_064_load, %hls_label_538_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 85 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 86 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_1003 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str71, i32 %tmp_1)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 87 'specregionend' 'empty_1003' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<9, 9>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 88 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 00110000]
tmp_42               (alloca           ) [ 00110000]
tmp_43               (alloca           ) [ 00110000]
tmp_44               (alloca           ) [ 00110000]
tmp_45               (alloca           ) [ 00110000]
tmp_46               (alloca           ) [ 00110000]
tmp_47               (alloca           ) [ 00110000]
tmp_48               (alloca           ) [ 00110000]
tmp_49               (alloca           ) [ 00110000]
tmp_50               (alloca           ) [ 00110000]
tmp_51               (alloca           ) [ 00110000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
p_02_0_i             (phi              ) [ 00110000]
local_U_0_0_064_load (load             ) [ 00001110]
tmp_42_load          (load             ) [ 00001110]
tmp_43_load          (load             ) [ 00001110]
tmp_44_load          (load             ) [ 00001110]
tmp_45_load          (load             ) [ 00001110]
tmp_46_load          (load             ) [ 00001110]
tmp_47_load          (load             ) [ 00001110]
tmp_48_load          (load             ) [ 00001110]
tmp_49_load          (load             ) [ 00001110]
tmp_50_load          (load             ) [ 00001110]
tmp_51_load          (load             ) [ 00001110]
icmp_ln587           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
br_ln587             (br               ) [ 00000000]
switch_ln592         (switch           ) [ 00000000]
c2_V                 (add              ) [ 01110000]
tmp_s                (specregionbegin  ) [ 00000000]
specpipeline_ln588   (specpipeline     ) [ 00000000]
tmp_54               (read             ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
empty_1001           (specregionend    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
br_ln637             (br               ) [ 00001110]
c3_0_i               (phi              ) [ 00000110]
icmp_ln637           (icmp             ) [ 00000110]
empty_1002           (speclooptripcount) [ 00000000]
c3                   (add              ) [ 00001110]
br_ln637             (br               ) [ 00000000]
switch_ln640         (switch           ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
tmp_1                (specregionbegin  ) [ 00000000]
specpipeline_ln638   (specpipeline     ) [ 00000000]
fifo_data            (phi              ) [ 00000110]
write_ln641          (write            ) [ 00000000]
empty_1003           (specregionend    ) [ 00000000]
br_ln637             (br               ) [ 00001110]
ret_ln690            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_42_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_43_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_44_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_45_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_46_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_47_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_48_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_49_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_50_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_51_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_54_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln641_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln641/6 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_02_0_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_02_0_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="c3_0_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="c3_0_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="fifo_data_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="fifo_data_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="3"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="3"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="32" slack="3"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="32" slack="3"/>
<pin id="174" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="8" bw="32" slack="3"/>
<pin id="176" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="10" bw="32" slack="3"/>
<pin id="178" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="12" bw="32" slack="3"/>
<pin id="180" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="14" bw="32" slack="3"/>
<pin id="182" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="16" bw="32" slack="3"/>
<pin id="184" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="18" bw="32" slack="3"/>
<pin id="186" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="20" bw="32" slack="3"/>
<pin id="188" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="local_U_0_0_064_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_0_0_064_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_42_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_42_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_43_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_43_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_44_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_44_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_45_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_45_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_46_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_46_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_47_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_47_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_48_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_48_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_49_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_49_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_50_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_50_load/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_51_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_51_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln587_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="c2_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln592_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln592_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln592_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln592_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln592_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln592_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln592_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln592_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln592_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln592_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln592_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln637_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="c3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_42_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_43_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_44_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_45_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_46_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_47_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_48_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_49_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_50_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_51_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="369" class="1005" name="local_U_0_0_064_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="3"/>
<pin id="371" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_U_0_0_064_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_42_load_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="3"/>
<pin id="376" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_42_load "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_43_load_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="3"/>
<pin id="381" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_43_load "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_44_load_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="3"/>
<pin id="386" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_44_load "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_45_load_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="3"/>
<pin id="391" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_45_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_46_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="3"/>
<pin id="396" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_46_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_47_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="3"/>
<pin id="401" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_47_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_48_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="3"/>
<pin id="406" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_48_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_49_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="3"/>
<pin id="411" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_49_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_50_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="3"/>
<pin id="416" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_50_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_51_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_51_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="icmp_ln587_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="428" class="1005" name="c2_V_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln637_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln637 "/>
</bind>
</comp>

<comp id="437" class="1005" name="c3_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="190"><net_src comp="166" pin="22"/><net_sink comp="132" pin=2"/></net>

<net id="228"><net_src comp="143" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="143" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="126" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="126" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="126" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="126" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="126" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="126" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="126" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="126" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="126" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="126" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="126" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="155" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="155" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="82" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="312"><net_src comp="86" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="318"><net_src comp="90" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="324"><net_src comp="94" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="330"><net_src comp="98" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="336"><net_src comp="102" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="342"><net_src comp="106" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="348"><net_src comp="110" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="354"><net_src comp="114" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="360"><net_src comp="118" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="366"><net_src comp="122" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="372"><net_src comp="191" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="166" pin=20"/></net>

<net id="377"><net_src comp="194" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="382"><net_src comp="197" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="387"><net_src comp="200" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="392"><net_src comp="203" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="166" pin=6"/></net>

<net id="397"><net_src comp="206" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="166" pin=8"/></net>

<net id="402"><net_src comp="209" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="166" pin=10"/></net>

<net id="407"><net_src comp="212" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="166" pin=12"/></net>

<net id="412"><net_src comp="215" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="166" pin=14"/></net>

<net id="417"><net_src comp="218" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="166" pin=16"/></net>

<net id="422"><net_src comp="221" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="166" pin=18"/></net>

<net id="427"><net_src comp="224" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="230" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="436"><net_src comp="291" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="297" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {6 }
 - Input state : 
	Port: U_drain_IO_L1_out_boundary<9, 9> : fifo_U_drain_local_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln587 : 1
		br_ln587 : 2
		switch_ln592 : 1
		c2_V : 1
	State 3
		empty_1001 : 1
	State 4
	State 5
		icmp_ln637 : 1
		c3 : 1
		br_ln637 : 2
		switch_ln640 : 1
	State 6
		write_ln641 : 1
		empty_1003 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln587_fu_224    |    0    |    11   |
|          |     icmp_ln637_fu_291    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |        c2_V_fu_230       |    0    |    6    |
|          |         c3_fu_297        |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_54_read_fu_126    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln641_write_fu_132 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        c2_V_reg_428        |    5   |
|       c3_0_i_reg_151       |    4   |
|         c3_reg_437         |    4   |
|      fifo_data_reg_163     |   32   |
|     icmp_ln587_reg_424     |    1   |
|     icmp_ln637_reg_433     |    1   |
|local_U_0_0_064_load_reg_369|   32   |
|      p_02_0_i_reg_139      |    5   |
|     tmp_42_load_reg_374    |   32   |
|       tmp_42_reg_309       |   32   |
|     tmp_43_load_reg_379    |   32   |
|       tmp_43_reg_315       |   32   |
|     tmp_44_load_reg_384    |   32   |
|       tmp_44_reg_321       |   32   |
|     tmp_45_load_reg_389    |   32   |
|       tmp_45_reg_327       |   32   |
|     tmp_46_load_reg_394    |   32   |
|       tmp_46_reg_333       |   32   |
|     tmp_47_load_reg_399    |   32   |
|       tmp_47_reg_339       |   32   |
|     tmp_48_load_reg_404    |   32   |
|       tmp_48_reg_345       |   32   |
|     tmp_49_load_reg_409    |   32   |
|       tmp_49_reg_351       |   32   |
|     tmp_50_load_reg_414    |   32   |
|       tmp_50_reg_357       |   32   |
|     tmp_51_load_reg_419    |   32   |
|       tmp_51_reg_363       |   32   |
|         tmp_reg_303        |   32   |
+----------------------------+--------+
|            Total           |   756  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_02_0_i_reg_139 |  p0  |   2  |   5  |   10   ||    9    |
|  c3_0_i_reg_151  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   756  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   756  |   50   |
+-----------+--------+--------+--------+
