{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "lab8_soc.qsys lab8_soc.BAK.qsys " "Backing up file \"lab8_soc.qsys\" to \"lab8_soc.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727705581318 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys lab8_soc.qsys " "Started upgrading IP component Qsys with file \"lab8_soc.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727705581319 ""}
{ "Info" "" "" "2024.09.30.21:13:12 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.09.30.21:13:12 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1727705592557 ""}
{ "Info" "" "" "2024.09.30.21:13:12 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.09.30.21:13:12 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1727705592569 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "vga_clk.v vga_clk.BAK.v " "Backing up file \"vga_clk.v\" to \"vga_clk.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727705592696 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL vga_clk.v " "Started upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727705592696 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "vga_clk.BAK.v vga_clk.v " "Restoring file \"vga_clk.BAK.v\" to \"vga_clk.v\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727705595111 ""}
{ "Error" "EIPMAN_IPRGEN_QMEGAWIZ_SILENT_FAILED" "vga_clk.v " "Error upgrading IP component \"vga_clk.v\"." {  } {  } 0 14921 "Error upgrading IP component \"%1!s!\"." 0 0 "Shell" 0 -1 1727705595111 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys lab8_soc.qsys " "Completed upgrading IP component Qsys with file \"lab8_soc.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727705595112 ""}
{ "Error" "EIPMAN_IPRGEN_FAILED" "ALTPLL vga_clk.v " "IP component ALTPLL with file \"vga_clk.v\" upgrade failed" {  } {  } 0 11133 "IP component %1!s! with file \"%2!s!\" upgrade failed" 0 0 "Shell" 0 -1 1727705595112 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_STANDALONE_IP" "" "IP component upgrade failed" {  } {  } 0 11889 "IP component upgrade failed" 0 0 "Shell" 0 -1 1727705595112 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1727705595155 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727705595155 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 30 21:13:15 2024 " "Processing ended: Mon Sep 30 21:13:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727705595155 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727705595155 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727705595155 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727705595155 ""}
