// Seed: 1959169338
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  type_7(
      1, id_0
  );
  logic id_4;
endmodule
