settings:
    lib_name: gf180mcu_osu_sc_gp9t3v3__sdffrq
    results_dir: lib           
    units:
        time: ps
        voltage: V
        current: uA
        pulling_resistance: kOhm
        leakage_power: nW
        capacitive_load: pF
        energy: fJ

    named_nodes:
        vdd:
            name: VDD
            voltage: 3.3
        vss:
            name: VSS
            voltage: 0

    cell_defaults:
        models:
            - models/sm141064.ngspice typical 
            - models/design.ngspice           
        slews: [0.015, 0.04, 0.08, 0.2, 0.4]
        loads: [0.06, 0.18, 0.42, 0.6, 1.2]
        setup_time_range: [0.001, 1]
        hold_time_range: [0.001, 1]
        # simulation_timestep: 1            

cells:
    SDFFRQ:
        netlist: cells/sdffrq/sdffrq.spice          
        inputs:  [D, SI, SE]
        outputs: ['Q']                       
        clock:      posedge CLK
        reset:      negedge RN
        outputs:    [Q]
        functions:  ["Q<=(!SE * D) + (SE * SI)"]
        plots: [delay]
