<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>
defines: 
time_elapsed: 0.638s
ram usage: 36988 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpre27345e/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>: No timescale set for &#34;decoder_always&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>: Compile module &#34;work@decoder_always&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>: Top level module &#34;work@decoder_always&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpre27345e/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_decoder_always
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpre27345e/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpre27345e/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_decoder_always&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_decoder_always

2.2. Analyzing design hierarchy..
Top module:  \work_decoder_always
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1 in module work_decoder_always.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.
     1/1: $1\out[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_decoder_always.\out&#39; from process `\work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.
Removing empty process `work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_decoder_always..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_decoder_always ===

   Number of wires:                  8
   Number of wire bits:             38
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $eq                             3
     $pmux                           1

8. Executing CHECK pass (checking for obvious problems).
checking module work_decoder_always..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_decoder_always&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procmux$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 13, 14, 15 ],
            &#34;Y&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ]
          }
        },
        &#34;$procmux$4_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$procmux$5_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$procmux$6_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$1\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$procmux$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_decoder_always&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_decoder_always(in, out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34; *)
  wire [7:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34; *)
  wire [7:0] _1_;
  wire [7:0] _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34; *)
  input [2:0] in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34; *)
  output [7:0] out;
  function [7:0] _6_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34; *)
    (* parallel_case *)
    case (s)
      3&#39;b001:
        _6_ = b[7:0];
      3&#39;b010:
        _6_ = b[15:8];
      3&#39;b100:
        _6_ = b[23:16];
      default:
        _6_ = a;
    endcase
  endfunction
  assign _2_ = _6_(8&#39;h00, 24&#39;h010408, { _5_, _4_, _3_ });
  assign _3_ = in == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34; *) 3&#39;h7;
  assign _4_ = in == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34; *) 3&#39;h6;
  assign _5_ = in == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34; *) 3&#39;h5;
  assign _0_ = _1_;
  assign _1_ = _2_;
  assign out = _2_;
endmodule

End of script. Logfile hash: 74b6527f4c, CPU: user 0.01s system 0.01s, MEM: 14.80 MB peak
Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 39% 2x read_uhdm (0 sec), 20% 2x write_verilog (0 sec), ...

</pre>
</body>