Analysis & Synthesis report for adder
Fri May 05 09:59:37 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_next
 12. State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_state
 13. State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|i_next
 14. State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|i_state
 15. State Machine - |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated
 24. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated
 25. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component|altsyncram_ahk2:auto_generated
 26. Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 27. Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 28. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 29. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 30. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 32. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 36. Source assignments for lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated
 37. Source assignments for lab62_soc:u0|lab62_soc_sdram:sdram
 38. Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll
 39. Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3
 40. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 44. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 45. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 46. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 47. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 48. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 49. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 50. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 51. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 52. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 53. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 54. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 55. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 56. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 57. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 58. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001
 69. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0|altsyncram_hd41:auto_generated
 74. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0|altsyncram_5941:auto_generated
 75. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0|altsyncram_3841:auto_generated
 76. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0|altsyncram_i941:auto_generated
 77. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0|altsyncram_j941:auto_generated
 78. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0|altsyncram_p941:auto_generated
 79. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0|altsyncram_cb41:auto_generated
 80. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0|altsyncram_ae41:auto_generated
 81. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0|altsyncram_n151:auto_generated
 82. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0|altsyncram_p151:auto_generated
 83. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0|altsyncram_r151:auto_generated
 84. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0|altsyncram_l151:auto_generated
 85. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0|altsyncram_jau:auto_generated
 86. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0|altsyncram_lau:auto_generated
 87. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0|altsyncram_vbu:auto_generated
 88. Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0|altsyncram_1cu:auto_generated
 89. Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga
 93. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 94. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 95. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a
 96. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 97. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b
 98. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 99. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
100. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram
101. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
103. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
104. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
105. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
106. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy
107. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0
108. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
109. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
110. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
111. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
112. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator
113. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
114. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
115. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
116. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
117. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
118. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
119. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
120. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
121. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
122. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
123. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
124. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
125. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
126. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
127. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
128. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
129. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
130. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent
133. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
136. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
139. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
142. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
145. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
148. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
152. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
155. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
158. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
161. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
164. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
167. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
170. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
173. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
176. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_006|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_016|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_017|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
197. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
198. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
199. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
200. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
201. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
202. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
203. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
204. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
205. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
206. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
207. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
208. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
209. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
210. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
215. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
216. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
217. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
218. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
219. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
220. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
221. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
222. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
229. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
230. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
231. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
232. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
233. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
234. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
235. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
236. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
237. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
238. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
239. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
240. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
241. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
242. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
243. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
244. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
245. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
246. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
247. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
248. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
249. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
250. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
251. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
252. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
253. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
254. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
255. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
256. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
257. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
258. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
259. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
260. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
261. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
262. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
263. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
264. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
265. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
266. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
267. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller
268. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
269. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
270. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001
271. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
272. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
273. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_002
274. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
275. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
276. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0
277. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0
278. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0
279. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0
280. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0
281. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0
282. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0
283. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0
284. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0
285. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0
286. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0
287. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0
288. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0
289. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0
290. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0
291. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0
292. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0
293. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2
294. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div1
295. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0
296. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4
297. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3
298. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1
299. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4
300. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2
301. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5
302. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0
303. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0
304. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0
305. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0
306. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0
307. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0
308. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0
309. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0
310. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3
311. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5
312. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0
313. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div1
314. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2
315. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div3
316. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div6
317. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0
318. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8
319. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div7
320. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div4
321. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div5
322. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4
323. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5
324. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6
325. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13
326. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9
327. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10
328. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0
329. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0
330. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1
331. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult1
332. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2
333. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult3
334. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2
335. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3
336. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8
337. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult12
338. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0
339. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult1
340. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7
341. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11
342. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0
343. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult1
344. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult4
345. Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult5
346. altsyncram Parameter Settings by Entity Instance
347. scfifo Parameter Settings by Entity Instance
348. lpm_mult Parameter Settings by Entity Instance
349. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
350. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_002"
351. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
352. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001"
353. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
354. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller"
355. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
356. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
357. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
358. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
359. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
360. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
361. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
362. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
363. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
364. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
365. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode"
366. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
367. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
368. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
369. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode"
370. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
371. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
372. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
373. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
374. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
375. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
376. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
377. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
378. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
379. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
380. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
381. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
382. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
383. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
384. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
385. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
386. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
387. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
388. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
389. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
390. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
391. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
392. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
393. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
394. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
395. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
396. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
397. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
398. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
399. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo"
400. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent"
401. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
402. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
403. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
404. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
405. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
406. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
407. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
408. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
409. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
410. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
411. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
412. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
413. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
414. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
415. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
416. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
417. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
418. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
419. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator"
420. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
421. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
422. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
423. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_spi_0:spi_0"
424. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1"
425. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll"
426. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram:sdram|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module"
427. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0"
428. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy"
429. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
430. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
431. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib"
432. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
433. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
434. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
435. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
436. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
437. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug"
438. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci"
439. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench"
440. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0"
441. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic"
442. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0"
443. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0"
444. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch"
445. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5"
446. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom"
447. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4"
448. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom"
449. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3"
450. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom"
451. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2"
452. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom"
453. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1"
454. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom"
455. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0"
456. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture"
457. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga"
458. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|clk_divider:clk1"
459. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|clk_divider:clk0"
460. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1"
461. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob"
462. Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall"
463. Port Connectivity Checks: "lab62_soc:u0"
464. Post-Synthesis Netlist Statistics for Top Partition
465. Elapsed Time Per Partition
466. Analysis & Synthesis Messages
467. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 05 09:59:37 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; adder                                       ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 27,001                                      ;
;     Total combinational functions  ; 24,717                                      ;
;     Dedicated logic registers      ; 5,597                                       ;
; Total registers                    ; 5597                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,082,161                                   ;
; Embedded Multiplier 9-bit elements ; 96                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab7               ; adder              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; arrow/arrow_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/arrow/arrow_rom.sv                                                                              ;             ;
; arrow/arrow_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/arrow/arrow_palette.sv                                                                          ;             ;
; arrow/arrow_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/arrow/arrow_example.sv                                                                          ;             ;
; torch/torch_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/torch/torch_rom.sv                                                                              ;             ;
; torch/torch_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/torch/torch_palette.sv                                                                          ;             ;
; torch/torch_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/torch/torch_example.sv                                                                          ;             ;
; arrow_animation.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/arrow_animation.sv                                                                              ;             ;
; bow_5/bow_5_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_5/bow_5_rom.sv                                                                              ;             ;
; bow_5/bow_5_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_5/bow_5_palette.sv                                                                          ;             ;
; bow_5/bow_5_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_5/bow_5_example.sv                                                                          ;             ;
; bow_4/bow_4_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_4/bow_4_rom.sv                                                                              ;             ;
; bow_4/bow_4_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_4/bow_4_palette.sv                                                                          ;             ;
; bow_4/bow_4_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_4/bow_4_example.sv                                                                          ;             ;
; bow_3/bow_3_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_3/bow_3_rom.sv                                                                              ;             ;
; bow_3/bow_3_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_3/bow_3_palette.sv                                                                          ;             ;
; bow_3/bow_3_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_3/bow_3_example.sv                                                                          ;             ;
; bow_2/bow_2_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_2/bow_2_rom.sv                                                                              ;             ;
; bow_2/bow_2_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_2/bow_2_palette.sv                                                                          ;             ;
; bow_2/bow_2_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_2/bow_2_example.sv                                                                          ;             ;
; bow_1/bow_1_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_1/bow_1_rom.sv                                                                              ;             ;
; bow_1/bow_1_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_1/bow_1_palette.sv                                                                          ;             ;
; bow_1/bow_1_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_1/bow_1_example.sv                                                                          ;             ;
; bow_0/bow_0_rom.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_0/bow_0_rom.sv                                                                              ;             ;
; bow_0/bow_0_palette.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_0/bow_0_palette.sv                                                                          ;             ;
; bow_0/bow_0_example.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_0/bow_0_example.sv                                                                          ;             ;
; texture_5/texture_5_rom.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_5/texture_5_rom.sv                                                                      ;             ;
; texture_5/texture_5_palette.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_5/texture_5_palette.sv                                                                  ;             ;
; texture_5/texture_5_example.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_5/texture_5_example.sv                                                                  ;             ;
; texture_4/texture_4_rom.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_4/texture_4_rom.sv                                                                      ;             ;
; texture_4/texture_4_palette.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_4/texture_4_palette.sv                                                                  ;             ;
; texture_4/texture_4_example.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_4/texture_4_example.sv                                                                  ;             ;
; texture_3/texture_3_rom.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_3/texture_3_rom.sv                                                                      ;             ;
; texture_3/texture_3_palette.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_3/texture_3_palette.sv                                                                  ;             ;
; texture_3/texture_3_example.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_3/texture_3_example.sv                                                                  ;             ;
; texture_2/texture_2_rom.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_2/texture_2_rom.sv                                                                      ;             ;
; texture_2/texture_2_palette.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_2/texture_2_palette.sv                                                                  ;             ;
; texture_2/texture_2_example.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_2/texture_2_example.sv                                                                  ;             ;
; texture_pack.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/texture_pack.sv                                                                                 ;             ;
; VGA_controller.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/VGA_controller.sv                                                                               ;             ;
; steve.sv                                                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/steve.sv                                                                                        ;             ;
; raycasting.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/raycasting.sv                                                                                   ;             ;
; lab7.sv                                                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/lab7.sv                                                                                         ;             ;
; HexDriver.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/HexDriver.sv                                                                                    ;             ;
; color_mapper.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/color_mapper.sv                                                                                 ;             ;
; clk_divider.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/clk_divider.sv                                                                                  ;             ;
; tri_ram.v                                                                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/ECE385/game6/tri_ram.v                                                                                       ;             ;
; ray_ram.v                                                                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/ECE385/game6/ray_ram.v                                                                                       ;             ;
; wall_color.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/wall_color.sv                                                                                   ;             ;
; tool_color.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/tool_color.sv                                                                                   ;             ;
; bow_color.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/bow_color.sv                                                                                    ;             ;
; mob_texture.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/mob_texture.sv                                                                                  ;             ;
; mob_hehavior.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/mob_hehavior.sv                                                                                 ;             ;
; death_color.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ECE385/game6/death_color.sv                                                                                  ;             ;
; c:/users/ece385/game6/db/ip/lab62_soc/lab62_soc.v                                                                     ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/lab62_soc.v                                                                     ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v                                              ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v                                     ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv                                          ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv                                       ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv                                  ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv                                        ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv                                   ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv                                         ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv                                    ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv                                       ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_reset_controller.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_reset_controller.v                                            ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v                                          ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v                                      ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v                                           ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv                                              ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v                                              ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_key.v                                                      ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_key.v                                                      ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_keycode.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_keycode.v                                                  ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v                                                 ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v                                        ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v                  ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                             ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv                         ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                               ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv                           ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv                                ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv                            ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv                            ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv                            ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv                            ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                             ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv                         ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                               ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv                           ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v                                             ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v                                         ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                              ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.hex                                       ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v                                         ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v                                                    ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v                                                ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v                                                    ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v                                             ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v                                                  ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v                                                  ; lab62_soc   ;
; c:/users/ece385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/ece385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv                                            ; lab62_soc   ;
; altsyncram.tdf                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;             ;
; stratix_ram_block.inc                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;             ;
; lpm_mux.inc                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;             ;
; lpm_decode.inc                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;             ;
; aglobal181.inc                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;             ;
; a_rdenreg.inc                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;             ;
; altrom.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;             ;
; altram.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;             ;
; altdpram.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;             ;
; db/altsyncram_bes1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_bes1.tdf                                                                          ;             ;
; db/altsyncram_ahk2.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_ahk2.tdf                                                                          ;             ;
; scfifo.tdf                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                     ;             ;
; a_regfifo.inc                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;             ;
; a_dpfifo.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;             ;
; a_i2fifo.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;             ;
; a_fffifo.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;             ;
; a_f2fifo.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;             ;
; db/scfifo_9621.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/scfifo_9621.tdf                                                                              ;             ;
; db/a_dpfifo_bb01.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/a_dpfifo_bb01.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_337.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/cntr_337.tdf                                                                                 ;             ;
; db/altsyncram_dtn1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_dtn1.tdf                                                                          ;             ;
; db/cntr_n2b.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/cntr_n2b.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;             ;
; db/altsyncram_s0c1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_s0c1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                      ;             ;
; db/altsyncram_0n61.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_0n61.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                       ;             ;
; db/altsyncram_27g1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_27g1.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld  ;
; db/ip/sld9e0bd25c/alt_sld_fab.v                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/ECE385/game6/db/ip/sld9e0bd25c/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;             ;
; sld_rom_sr.vhd                                                                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;             ;
; db/altsyncram_hd41.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_hd41.tdf                                                                          ;             ;
; ./torch/torch.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/torch/torch.mif                                                                                 ;             ;
; db/decode_4j9.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/decode_4j9.tdf                                                                               ;             ;
; db/mux_m1b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mux_m1b.tdf                                                                                  ;             ;
; db/altsyncram_5941.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_5941.tdf                                                                          ;             ;
; ./bow_0/bow_0.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/bow_0/bow_0.mif                                                                                 ;             ;
; db/decode_7j9.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/decode_7j9.tdf                                                                               ;             ;
; db/mux_p1b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mux_p1b.tdf                                                                                  ;             ;
; db/altsyncram_3841.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_3841.tdf                                                                          ;             ;
; ./bow_1/bow_1.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/bow_1/bow_1.mif                                                                                 ;             ;
; db/altsyncram_i941.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_i941.tdf                                                                          ;             ;
; ./bow_2/bow_2.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/bow_2/bow_2.mif                                                                                 ;             ;
; db/altsyncram_j941.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_j941.tdf                                                                          ;             ;
; ./bow_3/bow_3.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/bow_3/bow_3.mif                                                                                 ;             ;
; db/altsyncram_p941.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_p941.tdf                                                                          ;             ;
; ./bow_4/bow_4.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/bow_4/bow_4.mif                                                                                 ;             ;
; db/decode_5j9.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/decode_5j9.tdf                                                                               ;             ;
; db/mux_o1b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mux_o1b.tdf                                                                                  ;             ;
; db/altsyncram_cb41.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_cb41.tdf                                                                          ;             ;
; ./bow_5/bow_5.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/bow_5/bow_5.mif                                                                                 ;             ;
; db/decode_qk9.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/decode_qk9.tdf                                                                               ;             ;
; db/mux_c3b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mux_c3b.tdf                                                                                  ;             ;
; db/altsyncram_ae41.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_ae41.tdf                                                                          ;             ;
; ./arrow/arrow.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/arrow/arrow.mif                                                                                 ;             ;
; db/decode_aj9.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/decode_aj9.tdf                                                                               ;             ;
; db/mux_s1b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mux_s1b.tdf                                                                                  ;             ;
; db/altsyncram_n151.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_n151.tdf                                                                          ;             ;
; ./texture_3/texture_3.mif                                                                                             ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/texture_3/texture_3.mif                                                                         ;             ;
; db/altsyncram_p151.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_p151.tdf                                                                          ;             ;
; ./texture_4/texture_4.mif                                                                                             ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/texture_4/texture_4.mif                                                                         ;             ;
; db/altsyncram_r151.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_r151.tdf                                                                          ;             ;
; ./texture_5/texture_5.mif                                                                                             ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/texture_5/texture_5.mif                                                                         ;             ;
; db/altsyncram_l151.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_l151.tdf                                                                          ;             ;
; ./texture_2/texture_2.mif                                                                                             ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ECE385/game6/texture_2/texture_2.mif                                                                         ;             ;
; db/altsyncram_jau.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_jau.tdf                                                                           ;             ;
; adder.lab70.rtl.mif                                                                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ECE385/game6/db/adder.lab70.rtl.mif                                                                          ;             ;
; db/altsyncram_lau.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_lau.tdf                                                                           ;             ;
; adder.lab71.rtl.mif                                                                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ECE385/game6/db/adder.lab71.rtl.mif                                                                          ;             ;
; db/altsyncram_vbu.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_vbu.tdf                                                                           ;             ;
; adder.lab72.rtl.mif                                                                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ECE385/game6/db/adder.lab72.rtl.mif                                                                          ;             ;
; db/altsyncram_1cu.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/altsyncram_1cu.tdf                                                                           ;             ;
; adder.lab73.rtl.mif                                                                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ECE385/game6/db/adder.lab73.rtl.mif                                                                          ;             ;
; lpm_divide.tdf                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                 ;             ;
; abs_divider.inc                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                ;             ;
; sign_div_unsign.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                            ;             ;
; db/lpm_divide_cvl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_cvl.tdf                                                                           ;             ;
; db/sign_div_unsign_enh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_enh.tdf                                                                      ;             ;
; db/alt_u_div_6le.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_6le.tdf                                                                            ;             ;
; db/add_sub_t3c.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_t3c.tdf                                                                              ;             ;
; db/add_sub_u3c.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_u3c.tdf                                                                              ;             ;
; db/lpm_divide_evl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_evl.tdf                                                                           ;             ;
; db/sign_div_unsign_fnh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_fnh.tdf                                                                      ;             ;
; db/alt_u_div_8le.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_8le.tdf                                                                            ;             ;
; lpm_mult.tdf                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                   ;             ;
; lpm_add_sub.inc                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;             ;
; multcore.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                   ;             ;
; bypassff.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                   ;             ;
; altshift.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                   ;             ;
; db/mult_6ms.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_6ms.tdf                                                                                 ;             ;
; multcore.tdf                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                   ;             ;
; csa_add.inc                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                    ;             ;
; mpar_add.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                   ;             ;
; muleabz.inc                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                    ;             ;
; mul_lfrg.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                   ;             ;
; mul_boothc.inc                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                 ;             ;
; alt_ded_mult.inc                                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                               ;             ;
; alt_ded_mult_y.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                             ;             ;
; dffpipe.inc                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                    ;             ;
; mpar_add.tdf                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                   ;             ;
; lpm_add_sub.tdf                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                ;             ;
; addcore.inc                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                    ;             ;
; look_add.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                   ;             ;
; alt_stratix_add_sub.inc                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                        ;             ;
; db/add_sub_arg.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_arg.tdf                                                                              ;             ;
; db/add_sub_erg.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_erg.tdf                                                                              ;             ;
; altshift.tdf                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                   ;             ;
; db/add_sub_brg.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_brg.tdf                                                                              ;             ;
; db/add_sub_frg.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_frg.tdf                                                                              ;             ;
; db/add_sub_crg.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_crg.tdf                                                                              ;             ;
; db/add_sub_grg.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/add_sub_grg.tdf                                                                              ;             ;
; db/lpm_divide_dvl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_dvl.tdf                                                                           ;             ;
; db/sign_div_unsign_dnh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_dnh.tdf                                                                      ;             ;
; db/alt_u_div_4le.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_4le.tdf                                                                            ;             ;
; db/lpm_divide_9vl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_9vl.tdf                                                                           ;             ;
; db/sign_div_unsign_bnh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_bnh.tdf                                                                      ;             ;
; db/alt_u_div_0le.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_0le.tdf                                                                            ;             ;
; db/lpm_divide_8sl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_8sl.tdf                                                                           ;             ;
; db/sign_div_unsign_akh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_akh.tdf                                                                      ;             ;
; db/alt_u_div_uee.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_uee.tdf                                                                            ;             ;
; db/lpm_divide_9sl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_9sl.tdf                                                                           ;             ;
; db/sign_div_unsign_bkh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_bkh.tdf                                                                      ;             ;
; db/alt_u_div_0fe.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_0fe.tdf                                                                            ;             ;
; db/lpm_divide_bkl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_bkl.tdf                                                                           ;             ;
; db/sign_div_unsign_ckh.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/sign_div_unsign_ckh.tdf                                                                      ;             ;
; db/alt_u_div_vee.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_vee.tdf                                                                            ;             ;
; db/lpm_divide_asl.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_asl.tdf                                                                           ;             ;
; db/mult_vgs.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_vgs.tdf                                                                                 ;             ;
; db/mult_qgs.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_qgs.tdf                                                                                 ;             ;
; db/lpm_divide_vco.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_divide_vco.tdf                                                                           ;             ;
; db/abs_divider_4dg.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/abs_divider_4dg.tdf                                                                          ;             ;
; db/alt_u_div_ske.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/alt_u_div_ske.tdf                                                                            ;             ;
; db/lpm_abs_8b9.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/lpm_abs_8b9.tdf                                                                              ;             ;
; db/mult_ogs.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_ogs.tdf                                                                                 ;             ;
; db/mult_pgs.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_pgs.tdf                                                                                 ;             ;
; db/mult_1os.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_1os.tdf                                                                                 ;             ;
; db/mult_bfs.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_bfs.tdf                                                                                 ;             ;
; db/mult_sns.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_sns.tdf                                                                                 ;             ;
; db/mult_1hs.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ECE385/game6/db/mult_1hs.tdf                                                                                 ;             ;
; c:/ece385/game3/db/ip/lab62_soc/lab62_soc.v                                                                           ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/lab62_soc.v                                                                           ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v                                                    ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v                                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v                                           ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v                                 ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv                                                ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv                                             ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv                                      ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv                                        ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv                                              ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv                                         ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv                                               ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv                                          ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv                                             ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_reset_controller.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_reset_controller.v                                                  ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v                                                ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v                                            ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v                                                 ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv                                                    ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v                                                    ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_key.v                                                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_key.v                                                            ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_keycode.v                                                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_keycode.v                                                        ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v                                                       ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v                                                       ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v                                              ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v                                              ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                            ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v                        ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv       ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv       ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv           ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                                   ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv                               ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                                     ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv                                 ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv                                      ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv                                  ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv                                  ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv                                  ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv                                  ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                                   ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv                               ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                                     ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv                                 ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v                                                   ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v                                               ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v                                               ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                            ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                               ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                               ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                           ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                           ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                                    ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.hex                                             ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v                                               ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v                                               ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_sdram.v                                                          ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_sdram.v                                                          ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v                                                      ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v                                                      ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v                                                          ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v                                                          ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v                                                   ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v                                                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v                                                        ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v                                                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/ece385/game3/db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v                                                        ; lab62_soc   ;
; c:/ece385/game3/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/ece385/game3/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv                                                  ; lab62_soc   ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 27,001              ;
;                                             ;                     ;
; Total combinational functions               ; 24717               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 13478               ;
;     -- 3 input functions                    ; 7156                ;
;     -- <=2 input functions                  ; 4083                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 19205               ;
;     -- arithmetic mode                      ; 5512                ;
;                                             ;                     ;
; Total registers                             ; 5597                ;
;     -- Dedicated logic registers            ; 5597                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 1082161             ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 96                  ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 4703                ;
; Total fan-out                               ; 109817              ;
; Average fan-out                             ; 3.52                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |lab7                                                                                                                                   ; 24717 (1)           ; 5597 (0)                  ; 1082161     ; 0          ; 96           ; 0       ; 48        ; 141  ; 0            ; 0          ; |lab7                                                                                                                                                                                                                                                                                                                                                                                                                      ; lab7                                              ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |lab62_soc:u0|                                                                                                                       ; 24534 (0)           ; 5512 (0)                  ; 1082161     ; 0          ; 96           ; 0       ; 48        ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                         ; lab62_soc                                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |lab62_soc_hex_digits_pio:hex_digits_pio|                                                                                         ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                 ; lab62_soc_hex_digits_pio                          ; lab62_soc    ;
;       |lab62_soc_jtag_uart_0:jtag_uart_0|                                                                                               ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_jtag_uart_0                             ; lab62_soc    ;
;          |alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;          |lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                     ; lab62_soc_jtag_uart_0_scfifo_r                    ; lab62_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                             ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                           ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                  ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;          |lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                     ; lab62_soc_jtag_uart_0_scfifo_w                    ; lab62_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                             ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                           ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                  ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;       |lab62_soc_key:key|                                                                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_key                                     ; lab62_soc    ;
;       |lab62_soc_key:usb_irq|                                                                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_key:usb_irq                                                                                                                                                                                                                                                                                                                                                                                   ; lab62_soc_key                                     ; lab62_soc    ;
;       |lab62_soc_keycode:keycode|                                                                                                       ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_keycode                                 ; lab62_soc    ;
;       |lab62_soc_leds_pio:leds_pio|                                                                                                     ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                             ; lab62_soc_leds_pio                                ; lab62_soc    ;
;       |lab62_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 1215 (0)            ; 1002 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0                       ; lab62_soc    ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; lab62_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; lab62_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; lab62_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 24 (24)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; lab62_soc    ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; lab62_soc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; lab62_soc    ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 6 (6)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|                                            ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 49 (49)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; lab62_soc    ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; lab62_soc_mm_interconnect_0_cmd_demux_001         ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                              ; 47 (43)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                              ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                              ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_router:router|                                                                                    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; lab62_soc_mm_interconnect_0_router                ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_router_001:router_001|                                                                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; lab62_soc_mm_interconnect_0_router_001            ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 123 (123)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; lab62_soc_mm_interconnect_0_rsp_mux               ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_mux_001           ; lab62_soc    ;
;       |lab62_soc_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 1024 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; lab62_soc_nios2_gen2_0                            ; lab62_soc    ;
;          |lab62_soc_nios2_gen2_0_cpu:cpu|                                                                                               ; 1024 (731)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; lab62_soc_nios2_gen2_0_cpu                        ; lab62_soc    ;
;             |lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|                                             ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; lab62_soc_nios2_gen2_0_cpu_nios2_oci              ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab62_soc    ;
;                   |lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab62_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab62_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab62_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; lab62_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab62_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; lab62_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab62_soc    ;
;                   |lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab62_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                   ; work         ;
;             |lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; lab62_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab62_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;             |lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; lab62_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab62_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;       |lab62_soc_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; lab62_soc_onchip_memory2_0                        ; lab62_soc    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_27g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_27g1                                   ; work         ;
;       |lab62_soc_sdram:sdram|                                                                                                           ; 268 (215)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                   ; lab62_soc_sdram                                   ; lab62_soc    ;
;          |lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module|                                                    ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                         ; lab62_soc_sdram_input_efifo_module                ; lab62_soc    ;
;       |lab62_soc_sdram_pll:sdram_pll|                                                                                                   ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                           ; lab62_soc_sdram_pll                               ; lab62_soc    ;
;          |lab62_soc_sdram_pll_altpll_vg92:sd1|                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_sdram_pll_altpll_vg92                   ; lab62_soc    ;
;          |lab62_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; lab62_soc_sdram_pll_stdsync_sv6                   ; lab62_soc    ;
;             |lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                         ; lab62_soc_sdram_pll_dffpipe_l2c                   ; lab62_soc    ;
;       |lab62_soc_spi_0:spi_0|                                                                                                           ; 113 (113)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                   ; lab62_soc_spi_0                                   ; lab62_soc    ;
;       |lab62_soc_timer_0:timer_0|                                                                                                       ; 216 (216)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_timer_0                                 ; lab62_soc    ;
;       |lab62_soc_usb_rst:usb_rst|                                                                                                       ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|lab62_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_usb_rst                                 ; lab62_soc    ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 21486 (619)         ; 3151 (1288)               ; 1070769     ; 0          ; 96           ; 0       ; 48        ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                                                       ; vga_text_avl_interface                            ; lab62_soc    ;
;          |arrow_animation:arrow|                                                                                                        ; 148 (148)           ; 50 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrow_animation:arrow                                                                                                                                                                                                                                                                                                                                 ; arrow_animation                                   ; work         ;
;          |color_mapper:mapper|                                                                                                          ; 5886 (131)          ; 158 (12)                  ; 986801      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper                                                                                                                                                                                                                                                                                                                                   ; color_mapper                                      ; work         ;
;             |arrow_example:arrow0|                                                                                                      ; 124 (49)            ; 12 (9)                    ; 180000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0                                                                                                                                                                                                                                                                                                              ; arrow_example                                     ; work         ;
;                |arrow_palette:arrow_palette|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_palette:arrow_palette                                                                                                                                                                                                                                                                                  ; arrow_palette                                     ; work         ;
;                |arrow_rom:arrow_rom|                                                                                                    ; 26 (0)              ; 3 (0)                     ; 180000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom                                                                                                                                                                                                                                                                                          ; arrow_rom                                         ; work         ;
;                   |altsyncram:memory_rtl_0|                                                                                             ; 26 (0)              ; 3 (0)                     ; 180000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_ae41:auto_generated|                                                                                   ; 26 (0)              ; 3 (3)                     ; 180000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0|altsyncram_ae41:auto_generated                                                                                                                                                                                                                                   ; altsyncram_ae41                                   ; work         ;
;                         |decode_aj9:rden_decode|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0|altsyncram_ae41:auto_generated|decode_aj9:rden_decode                                                                                                                                                                                                            ; decode_aj9                                        ; work         ;
;                         |mux_s1b:mux2|                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0|altsyncram_ae41:auto_generated|mux_s1b:mux2                                                                                                                                                                                                                      ; mux_s1b                                           ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                               ; lpm_mult                                          ; work         ;
;                   |multcore:mult_core|                                                                                                  ; 41 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                            ; multcore                                          ; work         ;
;                      |mpar_add:padder|                                                                                                  ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                            ; mpar_add                                          ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work         ;
;                            |add_sub_crg:auto_generated|                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated                                                                                                                                                                                                            ; add_sub_crg                                       ; work         ;
;                         |mpar_add:sub_par_add|                                                                                          ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                       ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                               |add_sub_grg:auto_generated|                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_grg:auto_generated                                                                                                                                                                                       ; add_sub_grg                                       ; work         ;
;             |bow_color:bow|                                                                                                             ; 837 (146)           ; 82 (0)                    ; 722625      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow                                                                                                                                                                                                                                                                                                                     ; bow_color                                         ; work         ;
;                |bow_0_example:bow0|                                                                                                     ; 104 (47)            ; 13 (10)                   ; 120960      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0                                                                                                                                                                                                                                                                                                  ; bow_0_example                                     ; work         ;
;                   |bow_0_palette:bow_0_palette|                                                                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_palette:bow_0_palette                                                                                                                                                                                                                                                                      ; bow_0_palette                                     ; work         ;
;                   |bow_0_rom:bow_0_rom|                                                                                                 ; 14 (0)              ; 3 (0)                     ; 120960      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom                                                                                                                                                                                                                                                                              ; bow_0_rom                                         ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 14 (0)              ; 3 (0)                     ; 120960      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                         |altsyncram_5941:auto_generated|                                                                                ; 14 (0)              ; 3 (3)                     ; 120960      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0|altsyncram_5941:auto_generated                                                                                                                                                                                                                       ; altsyncram_5941                                   ; work         ;
;                            |decode_7j9:rden_decode|                                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0|altsyncram_5941:auto_generated|decode_7j9:rden_decode                                                                                                                                                                                                ; decode_7j9                                        ; work         ;
;                            |mux_p1b:mux2|                                                                                               ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0|altsyncram_5941:auto_generated|mux_p1b:mux2                                                                                                                                                                                                          ; mux_p1b                                           ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 34 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |multcore:mult_core|                                                                                               ; 34 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                ; multcore                                          ; work         ;
;                         |mpar_add:padder|                                                                                               ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_brg:auto_generated|                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                ; add_sub_brg                                       ; work         ;
;                            |mpar_add:sub_par_add|                                                                                       ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                           ; mpar_add                                          ; work         ;
;                               |lpm_add_sub:adder[0]|                                                                                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                      ; lpm_add_sub                                       ; work         ;
;                                  |add_sub_frg:auto_generated|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                           ; add_sub_frg                                       ; work         ;
;                |bow_1_example:bow1|                                                                                                     ; 97 (53)             ; 11 (11)                   ; 17325       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1                                                                                                                                                                                                                                                                                                  ; bow_1_example                                     ; work         ;
;                   |bow_1_palette:bow_1_palette|                                                                                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_palette:bow_1_palette                                                                                                                                                                                                                                                                      ; bow_1_palette                                     ; work         ;
;                   |bow_1_rom:bow_1_rom|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 17325       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom                                                                                                                                                                                                                                                                              ; bow_1_rom                                         ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 17325       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                         |altsyncram_3841:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 17325       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0|altsyncram_3841:auto_generated                                                                                                                                                                                                                       ; altsyncram_3841                                   ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 34 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |multcore:mult_core|                                                                                               ; 34 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                ; multcore                                          ; work         ;
;                         |mpar_add:padder|                                                                                               ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_arg:auto_generated|                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                ; add_sub_arg                                       ; work         ;
;                            |mpar_add:sub_par_add|                                                                                       ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                           ; mpar_add                                          ; work         ;
;                               |lpm_add_sub:adder[0]|                                                                                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                      ; lpm_add_sub                                       ; work         ;
;                                  |add_sub_erg:auto_generated|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                           ; add_sub_erg                                       ; work         ;
;                |bow_2_example:bow2|                                                                                                     ; 110 (56)            ; 14 (12)                   ; 60588       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2                                                                                                                                                                                                                                                                                                  ; bow_2_example                                     ; work         ;
;                   |bow_2_palette:bow_2_palette|                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_palette:bow_2_palette                                                                                                                                                                                                                                                                      ; bow_2_palette                                     ; work         ;
;                   |bow_2_rom:bow_2_rom|                                                                                                 ; 9 (0)               ; 2 (0)                     ; 60588       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom                                                                                                                                                                                                                                                                              ; bow_2_rom                                         ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 9 (0)               ; 2 (0)                     ; 60588       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                         |altsyncram_i941:auto_generated|                                                                                ; 9 (0)               ; 2 (2)                     ; 60588       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0|altsyncram_i941:auto_generated                                                                                                                                                                                                                       ; altsyncram_i941                                   ; work         ;
;                            |decode_4j9:rden_decode|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0|altsyncram_i941:auto_generated|decode_4j9:rden_decode                                                                                                                                                                                                ; decode_4j9                                        ; work         ;
;                            |mux_m1b:mux2|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0|altsyncram_i941:auto_generated|mux_m1b:mux2                                                                                                                                                                                                          ; mux_m1b                                           ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |multcore:mult_core|                                                                                               ; 33 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                ; multcore                                          ; work         ;
;                         |mpar_add:padder|                                                                                               ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_arg:auto_generated|                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                ; add_sub_arg                                       ; work         ;
;                            |lpm_add_sub:adder[1]|                                                                                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_arg:auto_generated|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_arg:auto_generated                                                                                                                                                                                                ; add_sub_arg                                       ; work         ;
;                            |mpar_add:sub_par_add|                                                                                       ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                           ; mpar_add                                          ; work         ;
;                               |lpm_add_sub:adder[0]|                                                                                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                      ; lpm_add_sub                                       ; work         ;
;                                  |add_sub_erg:auto_generated|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                           ; add_sub_erg                                       ; work         ;
;                |bow_3_example:bow3|                                                                                                     ; 123 (61)            ; 14 (12)                   ; 69216       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3                                                                                                                                                                                                                                                                                                  ; bow_3_example                                     ; work         ;
;                   |bow_3_palette:bow_3_palette|                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_palette:bow_3_palette                                                                                                                                                                                                                                                                      ; bow_3_palette                                     ; work         ;
;                   |bow_3_rom:bow_3_rom|                                                                                                 ; 9 (0)               ; 2 (0)                     ; 69216       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom                                                                                                                                                                                                                                                                              ; bow_3_rom                                         ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 9 (0)               ; 2 (0)                     ; 69216       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                         |altsyncram_j941:auto_generated|                                                                                ; 9 (0)               ; 2 (2)                     ; 69216       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0|altsyncram_j941:auto_generated                                                                                                                                                                                                                       ; altsyncram_j941                                   ; work         ;
;                            |decode_4j9:rden_decode|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0|altsyncram_j941:auto_generated|decode_4j9:rden_decode                                                                                                                                                                                                ; decode_4j9                                        ; work         ;
;                            |mux_m1b:mux2|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0|altsyncram_j941:auto_generated|mux_m1b:mux2                                                                                                                                                                                                          ; mux_m1b                                           ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |multcore:mult_core|                                                                                               ; 41 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                ; multcore                                          ; work         ;
;                         |mpar_add:padder|                                                                                               ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_arg:auto_generated|                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                ; add_sub_arg                                       ; work         ;
;                            |mpar_add:sub_par_add|                                                                                       ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                           ; mpar_add                                          ; work         ;
;                               |lpm_add_sub:adder[0]|                                                                                    ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                      ; lpm_add_sub                                       ; work         ;
;                                  |add_sub_erg:auto_generated|                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                           ; add_sub_erg                                       ; work         ;
;                |bow_4_example:bow4|                                                                                                     ; 122 (57)            ; 14 (12)                   ; 77256       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4                                                                                                                                                                                                                                                                                                  ; bow_4_example                                     ; work         ;
;                   |bow_4_palette:bow_4_palette|                                                                                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_palette:bow_4_palette                                                                                                                                                                                                                                                                      ; bow_4_palette                                     ; work         ;
;                   |bow_4_rom:bow_4_rom|                                                                                                 ; 11 (0)              ; 2 (0)                     ; 77256       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom                                                                                                                                                                                                                                                                              ; bow_4_rom                                         ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 11 (0)              ; 2 (0)                     ; 77256       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                         |altsyncram_p941:auto_generated|                                                                                ; 11 (0)              ; 2 (2)                     ; 77256       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0|altsyncram_p941:auto_generated                                                                                                                                                                                                                       ; altsyncram_p941                                   ; work         ;
;                            |decode_5j9:rden_decode|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0|altsyncram_p941:auto_generated|decode_5j9:rden_decode                                                                                                                                                                                                ; decode_5j9                                        ; work         ;
;                            |mux_o1b:mux2|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0|altsyncram_p941:auto_generated|mux_o1b:mux2                                                                                                                                                                                                          ; mux_o1b                                           ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |multcore:mult_core|                                                                                               ; 44 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                ; multcore                                          ; work         ;
;                         |mpar_add:padder|                                                                                               ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_arg:auto_generated|                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                ; add_sub_arg                                       ; work         ;
;                            |lpm_add_sub:adder[1]|                                                                                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_arg:auto_generated|                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_arg:auto_generated                                                                                                                                                                                                ; add_sub_arg                                       ; work         ;
;                            |mpar_add:sub_par_add|                                                                                       ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                           ; mpar_add                                          ; work         ;
;                               |lpm_add_sub:adder[0]|                                                                                    ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                      ; lpm_add_sub                                       ; work         ;
;                                  |add_sub_erg:auto_generated|                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                           ; add_sub_erg                                       ; work         ;
;                |bow_5_example:bow5|                                                                                                     ; 135 (44)            ; 16 (12)                   ; 377280      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5                                                                                                                                                                                                                                                                                                  ; bow_5_example                                     ; work         ;
;                   |bow_5_palette:bow_5_palette|                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_palette:bow_5_palette                                                                                                                                                                                                                                                                      ; bow_5_palette                                     ; work         ;
;                   |bow_5_rom:bow_5_rom|                                                                                                 ; 55 (0)              ; 4 (0)                     ; 377280      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom                                                                                                                                                                                                                                                                              ; bow_5_rom                                         ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 55 (0)              ; 4 (0)                     ; 377280      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                         |altsyncram_cb41:auto_generated|                                                                                ; 55 (0)              ; 4 (4)                     ; 377280      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0|altsyncram_cb41:auto_generated                                                                                                                                                                                                                       ; altsyncram_cb41                                   ; work         ;
;                            |decode_qk9:rden_decode|                                                                                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0|altsyncram_cb41:auto_generated|decode_qk9:rden_decode                                                                                                                                                                                                ; decode_qk9                                        ; work         ;
;                            |mux_c3b:mux2|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0|altsyncram_cb41:auto_generated|mux_c3b:mux2                                                                                                                                                                                                          ; mux_c3b                                           ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (4)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                ; multcore                                          ; work         ;
;                         |mpar_add:padder|                                                                                               ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work         ;
;                               |add_sub_crg:auto_generated|                                                                              ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated                                                                                                                                                                                                ; add_sub_crg                                       ; work         ;
;                            |mpar_add:sub_par_add|                                                                                       ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                           ; mpar_add                                          ; work         ;
;                               |lpm_add_sub:adder[0]|                                                                                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                      ; lpm_add_sub                                       ; work         ;
;                                  |add_sub_grg:auto_generated|                                                                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_grg:auto_generated                                                                                                                                                                           ; add_sub_grg                                       ; work         ;
;             |death_color:death|                                                                                                         ; 1110 (535)          ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death                                                                                                                                                                                                                                                                                                                 ; death_color                                       ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_8sl:auto_generated|                                                                                       ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0|lpm_divide_8sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_8sl                                    ; work         ;
;                      |sign_div_unsign_akh:divider|                                                                                      ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_akh                               ; work         ;
;                         |alt_u_div_uee:divider|                                                                                         ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                                                                                                                                                                                                                 ; alt_u_div_uee                                     ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 53 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div1                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_8sl:auto_generated|                                                                                       ; 53 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div1|lpm_divide_8sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_8sl                                    ; work         ;
;                      |sign_div_unsign_akh:divider|                                                                                      ; 53 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_akh                               ; work         ;
;                         |alt_u_div_uee:divider|                                                                                         ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                                                                                                                                                                                                                 ; alt_u_div_uee                                     ; work         ;
;                |lpm_divide:Div2|                                                                                                        ; 64 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9sl:auto_generated|                                                                                       ; 64 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_9sl                                    ; work         ;
;                      |sign_div_unsign_bkh:divider|                                                                                      ; 64 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_bkh                               ; work         ;
;                         |alt_u_div_0fe:divider|                                                                                         ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                 ; alt_u_div_0fe                                     ; work         ;
;                |lpm_divide:Div3|                                                                                                        ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div3                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9sl:auto_generated|                                                                                       ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div3|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_9sl                                    ; work         ;
;                      |sign_div_unsign_bkh:divider|                                                                                      ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div3|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_bkh                               ; work         ;
;                         |alt_u_div_0fe:divider|                                                                                         ; 63 (63)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div3|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                 ; alt_u_div_0fe                                     ; work         ;
;                |lpm_divide:Div4|                                                                                                        ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div4                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9sl:auto_generated|                                                                                       ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div4|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_9sl                                    ; work         ;
;                      |sign_div_unsign_bkh:divider|                                                                                      ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div4|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_bkh                               ; work         ;
;                         |alt_u_div_0fe:divider|                                                                                         ; 63 (63)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div4|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                 ; alt_u_div_0fe                                     ; work         ;
;                |lpm_divide:Div5|                                                                                                        ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div5                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9sl:auto_generated|                                                                                       ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div5|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_9sl                                    ; work         ;
;                      |sign_div_unsign_bkh:divider|                                                                                      ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div5|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_bkh                               ; work         ;
;                         |alt_u_div_0fe:divider|                                                                                         ; 63 (63)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div5|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                 ; alt_u_div_0fe                                     ; work         ;
;                |lpm_divide:Div6|                                                                                                        ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div6                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9sl:auto_generated|                                                                                       ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div6|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_9sl                                    ; work         ;
;                      |sign_div_unsign_bkh:divider|                                                                                      ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div6|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_bkh                               ; work         ;
;                         |alt_u_div_0fe:divider|                                                                                         ; 63 (63)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div6|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                 ; alt_u_div_0fe                                     ; work         ;
;                |lpm_divide:Div7|                                                                                                        ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div7                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9sl:auto_generated|                                                                                       ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div7|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_9sl                                    ; work         ;
;                      |sign_div_unsign_bkh:divider|                                                                                      ; 63 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div7|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_bkh                               ; work         ;
;                         |alt_u_div_0fe:divider|                                                                                         ; 63 (63)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div7|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                 ; alt_u_div_0fe                                     ; work         ;
;                |lpm_divide:Div8|                                                                                                        ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_asl:auto_generated|                                                                                       ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8|lpm_divide_asl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_asl                                    ; work         ;
;                      |sign_div_unsign_ckh:divider|                                                                                      ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8|lpm_divide_asl:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_ckh                               ; work         ;
;                         |alt_u_div_vee:divider|                                                                                         ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8|lpm_divide_asl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_vee:divider                                                                                                                                                                                                                 ; alt_u_div_vee                                     ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                   |lpm_divide_bkl:auto_generated|                                                                                       ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0|lpm_divide_bkl:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_bkl                                    ; work         ;
;                      |sign_div_unsign_ckh:divider|                                                                                      ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0|lpm_divide_bkl:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_ckh                               ; work         ;
;                         |alt_u_div_vee:divider|                                                                                         ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0|lpm_divide_bkl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_vee:divider                                                                                                                                                                                                                 ; alt_u_div_vee                                     ; work         ;
;             |tool_color:tool|                                                                                                           ; 273 (273)           ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|tool_color:tool                                                                                                                                                                                                                                                                                                                   ; tool_color                                        ; work         ;
;             |torch_example:torch_torch|                                                                                                 ; 91 (43)             ; 13 (11)                   ; 66000       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch                                                                                                                                                                                                                                                                                                         ; torch_example                                     ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0                                                                                                                                                                                                                                                                                          ; lpm_mult                                          ; work         ;
;                   |multcore:mult_core|                                                                                                  ; 29 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                       ; multcore                                          ; work         ;
;                      |mpar_add:padder|                                                                                                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; mpar_add                                          ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                            |add_sub_arg:auto_generated|                                                                                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                       ; add_sub_arg                                       ; work         ;
;                         |lpm_add_sub:adder[1]|                                                                                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                            |add_sub_arg:auto_generated|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_arg:auto_generated                                                                                                                                                                                                       ; add_sub_arg                                       ; work         ;
;                         |mpar_add:sub_par_add|                                                                                          ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                  ; mpar_add                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                             ; lpm_add_sub                                       ; work         ;
;                               |add_sub_erg:auto_generated|                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                                  ; add_sub_erg                                       ; work         ;
;                |torch_palette:torch_palette|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_palette:torch_palette                                                                                                                                                                                                                                                                             ; torch_palette                                     ; work         ;
;                |torch_rom:torch_rom|                                                                                                    ; 9 (0)               ; 2 (0)                     ; 66000       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom                                                                                                                                                                                                                                                                                     ; torch_rom                                         ; work         ;
;                   |altsyncram:memory_rtl_0|                                                                                             ; 9 (0)               ; 2 (0)                     ; 66000       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                      |altsyncram_hd41:auto_generated|                                                                                   ; 9 (0)               ; 2 (2)                     ; 66000       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0|altsyncram_hd41:auto_generated                                                                                                                                                                                                                              ; altsyncram_hd41                                   ; work         ;
;                         |decode_4j9:rden_decode|                                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0|altsyncram_hd41:auto_generated|decode_4j9:rden_decode                                                                                                                                                                                                       ; decode_4j9                                        ; work         ;
;                         |mux_m1b:mux2|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0|altsyncram_hd41:auto_generated|mux_m1b:mux2                                                                                                                                                                                                                 ; mux_m1b                                           ; work         ;
;             |wall_color:wall|                                                                                                           ; 3320 (253)          ; 13 (0)                    ; 18176       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall                                                                                                                                                                                                                                                                                                                   ; wall_color                                        ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 328 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                   |lpm_divide_cvl:auto_generated|                                                                                       ; 328 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0|lpm_divide_cvl:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_cvl                                    ; work         ;
;                      |sign_div_unsign_enh:divider|                                                                                      ; 328 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_enh                               ; work         ;
;                         |alt_u_div_6le:divider|                                                                                         ; 328 (328)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider                                                                                                                                                                                                                   ; alt_u_div_6le                                     ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 305 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div1                                                                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                   |lpm_divide_evl:auto_generated|                                                                                       ; 305 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div1|lpm_divide_evl:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_evl                                    ; work         ;
;                      |sign_div_unsign_fnh:divider|                                                                                      ; 305 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div1|lpm_divide_evl:auto_generated|sign_div_unsign_fnh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_fnh                               ; work         ;
;                         |alt_u_div_8le:divider|                                                                                         ; 305 (305)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div1|lpm_divide_evl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider                                                                                                                                                                                                                   ; alt_u_div_8le                                     ; work         ;
;                |lpm_divide:Div2|                                                                                                        ; 309 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2                                                                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                   |lpm_divide_evl:auto_generated|                                                                                       ; 309 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2|lpm_divide_evl:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_evl                                    ; work         ;
;                      |sign_div_unsign_fnh:divider|                                                                                      ; 309 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2|lpm_divide_evl:auto_generated|sign_div_unsign_fnh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_fnh                               ; work         ;
;                         |alt_u_div_8le:divider|                                                                                         ; 309 (309)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2|lpm_divide_evl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider                                                                                                                                                                                                                   ; alt_u_div_8le                                     ; work         ;
;                |lpm_divide:Div3|                                                                                                        ; 285 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3                                                                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                   |lpm_divide_dvl:auto_generated|                                                                                       ; 285 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3|lpm_divide_dvl:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_dvl                                    ; work         ;
;                      |sign_div_unsign_dnh:divider|                                                                                      ; 285 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3|lpm_divide_dvl:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_dnh                               ; work         ;
;                         |alt_u_div_4le:divider|                                                                                         ; 285 (284)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3|lpm_divide_dvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                                                                                                                                                                                                                   ; alt_u_div_4le                                     ; work         ;
;                            |add_sub_u3c:add_sub_1|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3|lpm_divide_dvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_u3c:add_sub_1                                                                                                                                                                                             ; add_sub_u3c                                       ; work         ;
;                |lpm_divide:Div4|                                                                                                        ; 325 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4                                                                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                   |lpm_divide_cvl:auto_generated|                                                                                       ; 325 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4|lpm_divide_cvl:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_cvl                                    ; work         ;
;                      |sign_div_unsign_enh:divider|                                                                                      ; 325 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_enh                               ; work         ;
;                         |alt_u_div_6le:divider|                                                                                         ; 325 (325)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider                                                                                                                                                                                                                   ; alt_u_div_6le                                     ; work         ;
;                |lpm_divide:Div5|                                                                                                        ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5                                                                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                   |lpm_divide_9vl:auto_generated|                                                                                       ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5|lpm_divide_9vl:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_9vl                                    ; work         ;
;                      |sign_div_unsign_bnh:divider|                                                                                      ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_bnh                               ; work         ;
;                         |alt_u_div_0le:divider|                                                                                         ; 838 (838)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider                                                                                                                                                                                                                   ; alt_u_div_0le                                     ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                    ; lpm_mult                                          ; work         ;
;                   |mult_6ms:auto_generated|                                                                                             ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated                                                                                                                                                                                                                                                                            ; mult_6ms                                          ; work         ;
;                |lpm_mult:Mult1|                                                                                                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                    ; lpm_mult                                          ; work         ;
;                   |mult_6ms:auto_generated|                                                                                             ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated                                                                                                                                                                                                                                                                            ; mult_6ms                                          ; work         ;
;                |lpm_mult:Mult2|                                                                                                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                    ; lpm_mult                                          ; work         ;
;                   |mult_6ms:auto_generated|                                                                                             ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated                                                                                                                                                                                                                                                                            ; mult_6ms                                          ; work         ;
;                |lpm_mult:Mult3|                                                                                                         ; 53 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                    ; lpm_mult                                          ; work         ;
;                   |mult_6ms:auto_generated|                                                                                             ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated                                                                                                                                                                                                                                                                            ; mult_6ms                                          ; work         ;
;                |lpm_mult:Mult4|                                                                                                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                    ; lpm_mult                                          ; work         ;
;                   |mult_6ms:auto_generated|                                                                                             ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated                                                                                                                                                                                                                                                                            ; mult_6ms                                          ; work         ;
;                |lpm_mult:Mult5|                                                                                                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                    ; lpm_mult                                          ; work         ;
;                   |mult_6ms:auto_generated|                                                                                             ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated                                                                                                                                                                                                                                                                            ; mult_6ms                                          ; work         ;
;                |mob_texture:mob|                                                                                                        ; 353 (353)           ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|mob_texture:mob                                                                                                                                                                                                                                                                                                   ; mob_texture                                       ; work         ;
;                |texture_pack:texture|                                                                                                   ; 26 (23)             ; 1 (0)                     ; 18176       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture                                                                                                                                                                                                                                                                                              ; texture_pack                                      ; work         ;
;                   |texture_2_example:txr_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0                                                                                                                                                                                                                                                                      ; texture_2_example                                 ; work         ;
;                      |texture_2_palette:texture_2_palette|                                                                              ; 0 (0)               ; 0 (0)                     ; 1792        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette                                                                                                                                                                                                                                  ; texture_2_palette                                 ; work         ;
;                         |altsyncram:WideOr6_rtl_0|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1792        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                            |altsyncram_jau:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 1792        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0|altsyncram_jau:auto_generated                                                                                                                                                                           ; altsyncram_jau                                    ; work         ;
;                      |texture_2_rom:texture_2_rom|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom                                                                                                                                                                                                                                          ; texture_2_rom                                     ; work         ;
;                         |altsyncram:memory_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                            |altsyncram_l151:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0|altsyncram_l151:auto_generated                                                                                                                                                                                   ; altsyncram_l151                                   ; work         ;
;                   |texture_3_example:txr_1|                                                                                             ; 3 (0)               ; 1 (1)                     ; 4352        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1                                                                                                                                                                                                                                                                      ; texture_3_example                                 ; work         ;
;                      |texture_3_palette:texture_3_palette|                                                                              ; 3 (3)               ; 0 (0)                     ; 2304        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette                                                                                                                                                                                                                                  ; texture_3_palette                                 ; work         ;
;                         |altsyncram:WideOr8_rtl_0|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2304        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                            |altsyncram_lau:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 2304        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0|altsyncram_lau:auto_generated                                                                                                                                                                           ; altsyncram_lau                                    ; work         ;
;                      |texture_3_rom:texture_3_rom|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom                                                                                                                                                                                                                                          ; texture_3_rom                                     ; work         ;
;                         |altsyncram:memory_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                            |altsyncram_n151:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0|altsyncram_n151:auto_generated                                                                                                                                                                                   ; altsyncram_n151                                   ; work         ;
;                   |texture_4_example:txr_2|                                                                                             ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2                                                                                                                                                                                                                                                                      ; texture_4_example                                 ; work         ;
;                      |texture_4_palette:texture_4_palette|                                                                              ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette                                                                                                                                                                                                                                  ; texture_4_palette                                 ; work         ;
;                         |altsyncram:WideOr10_rtl_0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                            |altsyncram_vbu:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0|altsyncram_vbu:auto_generated                                                                                                                                                                          ; altsyncram_vbu                                    ; work         ;
;                      |texture_4_rom:texture_4_rom|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom                                                                                                                                                                                                                                          ; texture_4_rom                                     ; work         ;
;                         |altsyncram:memory_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                            |altsyncram_p151:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0|altsyncram_p151:auto_generated                                                                                                                                                                                   ; altsyncram_p151                                   ; work         ;
;                   |texture_5_example:txr_3|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3                                                                                                                                                                                                                                                                      ; texture_5_example                                 ; work         ;
;                      |texture_5_palette:texture_5_palette|                                                                              ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette                                                                                                                                                                                                                                  ; texture_5_palette                                 ; work         ;
;                         |altsyncram:WideOr11_rtl_0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                            |altsyncram_1cu:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0|altsyncram_1cu:auto_generated                                                                                                                                                                          ; altsyncram_1cu                                    ; work         ;
;                      |texture_5_rom:texture_5_rom|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom                                                                                                                                                                                                                                          ; texture_5_rom                                     ; work         ;
;                         |altsyncram:memory_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                            |altsyncram_r151:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0|altsyncram_r151:auto_generated                                                                                                                                                                                   ; altsyncram_r151                                   ; work         ;
;          |mob_behavior:mobs|                                                                                                            ; 7033 (7033)         ; 1119 (1119)               ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs                                                                                                                                                                                                                                                                                                                                     ; mob_behavior                                      ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                          ; work         ;
;                |mult_bfs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0|mult_bfs:auto_generated                                                                                                                                                                                                                                                                                              ; mult_bfs                                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                          ; work         ;
;                |mult_bfs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult1|mult_bfs:auto_generated                                                                                                                                                                                                                                                                                              ; mult_bfs                                          ; work         ;
;          |ray_ram:ram_mob|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 26624       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob                                                                                                                                                                                                                                                                                                                                       ; ray_ram                                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 26624       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_bes1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 26624       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_bes1                                   ; work         ;
;          |ray_ram:ram_wall|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall                                                                                                                                                                                                                                                                                                                                      ; ray_ram                                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_bes1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_bes1                                   ; work         ;
;          |raycasting:raycasting|                                                                                                        ; 5101 (2289)         ; 281 (249)                 ; 0           ; 0          ; 64           ; 0       ; 32        ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting                                                                                                                                                                                                                                                                                                                                 ; raycasting                                        ; work         ;
;             |clk_divider:clk1|                                                                                                          ; 44 (44)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|clk_divider:clk1                                                                                                                                                                                                                                                                                                                ; clk_divider                                       ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 1270 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                |lpm_divide_vco:auto_generated|                                                                                          ; 1270 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0|lpm_divide_vco:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_vco                                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 1270 (33)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                           ; abs_divider_4dg                                   ; work         ;
;                      |alt_u_div_ske:divider|                                                                                            ; 1203 (1201)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                                                                                                                                     ; alt_u_div_ske                                     ; work         ;
;                         |add_sub_u3c:add_sub_1|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1                                                                                                                                                                                                               ; add_sub_u3c                                       ; work         ;
;                      |lpm_abs_8b9:my_abs_den|                                                                                           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_den                                                                                                                                                                                                                                    ; lpm_abs_8b9                                       ; work         ;
;                      |lpm_abs_8b9:my_abs_num|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                                                                                                                                    ; lpm_abs_8b9                                       ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 1276 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                 ; lpm_divide                                        ; work         ;
;                |lpm_divide_vco:auto_generated|                                                                                          ; 1276 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1|lpm_divide_vco:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_vco                                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 1276 (33)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1|lpm_divide_vco:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                           ; abs_divider_4dg                                   ; work         ;
;                      |alt_u_div_ske:divider|                                                                                            ; 1200 (1199)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                                                                                                                                     ; alt_u_div_ske                                     ; work         ;
;                         |add_sub_u3c:add_sub_1|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1                                                                                                                                                                                                               ; add_sub_u3c                                       ; work         ;
;                      |lpm_abs_8b9:my_abs_den|                                                                                           ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_den                                                                                                                                                                                                                                    ; lpm_abs_8b9                                       ; work         ;
;                      |lpm_abs_8b9:my_abs_num|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                                                                                                                                    ; lpm_abs_8b9                                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_ogs:auto_generated|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0|mult_ogs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_ogs                                          ; work         ;
;             |lpm_mult:Mult10|                                                                                                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                         ; mult_qgs                                          ; work         ;
;             |lpm_mult:Mult11|                                                                                                           ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_sns:auto_generated|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11|mult_sns:auto_generated                                                                                                                                                                                                                                                                                         ; mult_sns                                          ; work         ;
;             |lpm_mult:Mult12|                                                                                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult12                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_1os:auto_generated|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult12|mult_1os:auto_generated                                                                                                                                                                                                                                                                                         ; mult_1os                                          ; work         ;
;             |lpm_mult:Mult13|                                                                                                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                         ; mult_qgs                                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_ogs:auto_generated|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult1|mult_ogs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_ogs                                          ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_pgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2|mult_pgs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_pgs                                          ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_pgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult3|mult_pgs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_pgs                                          ; work         ;
;             |lpm_mult:Mult4|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_vgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4|mult_vgs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_vgs                                          ; work         ;
;             |lpm_mult:Mult5|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_vgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5|mult_vgs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_vgs                                          ; work         ;
;             |lpm_mult:Mult6|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_qgs                                          ; work         ;
;             |lpm_mult:Mult7|                                                                                                            ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_sns:auto_generated|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7|mult_sns:auto_generated                                                                                                                                                                                                                                                                                          ; mult_sns                                          ; work         ;
;             |lpm_mult:Mult8|                                                                                                            ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_1os:auto_generated|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8|mult_1os:auto_generated                                                                                                                                                                                                                                                                                          ; mult_1os                                          ; work         ;
;             |lpm_mult:Mult9|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                          ; mult_qgs                                          ; work         ;
;          |steve:steve0|                                                                                                                 ; 2654 (2492)         ; 232 (199)                 ; 0           ; 0          ; 28           ; 0       ; 14        ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0                                                                                                                                                                                                                                                                                                                                          ; steve                                             ; work         ;
;             |clk_divider:clk0|                                                                                                          ; 50 (50)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|clk_divider:clk0                                                                                                                                                                                                                                                                                                                         ; clk_divider                                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_1hs:auto_generated|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0|mult_1hs:auto_generated                                                                                                                                                                                                                                                                                                   ; mult_1hs                                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_1hs:auto_generated|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult1|mult_1hs:auto_generated                                                                                                                                                                                                                                                                                                   ; mult_1hs                                          ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                                   ; mult_qgs                                          ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                                   ; mult_qgs                                          ; work         ;
;             |lpm_mult:Mult4|                                                                                                            ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_1hs:auto_generated|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult4|mult_1hs:auto_generated                                                                                                                                                                                                                                                                                                   ; mult_1hs                                          ; work         ;
;             |lpm_mult:Mult5|                                                                                                            ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_1hs:auto_generated|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult5|mult_1hs:auto_generated                                                                                                                                                                                                                                                                                                   ; mult_1hs                                          ; work         ;
;          |tri_ram:ram1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1                                                                                                                                                                                                                                                                                                                                          ; tri_ram                                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_ahk2:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component|altsyncram_ahk2:auto_generated                                                                                                                                                                                                                                                                           ; altsyncram_ahk2                                   ; work         ;
;          |vga_controller:vga|                                                                                                           ; 45 (45)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga                                                                                                                                                                                                                                                                                                                                    ; vga_controller                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 154 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 153 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 153 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 153 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 152 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 152 (110)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                           ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                           ;
; lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; lab62_soc_onchip_memory2_0.hex ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0|altsyncram_ae41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                  ; AUTO ; ROM              ; 60000        ; 3            ; --           ; --           ; 180000 ; ./arrow/arrow.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0|altsyncram_5941:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; ROM              ; 40320        ; 3            ; --           ; --           ; 120960 ; ./bow_0/bow_0.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0|altsyncram_3841:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; ROM              ; 5775         ; 3            ; --           ; --           ; 17325  ; ./bow_1/bow_1.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0|altsyncram_i941:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; ROM              ; 20196        ; 3            ; --           ; --           ; 60588  ; ./bow_2/bow_2.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0|altsyncram_j941:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; ROM              ; 23072        ; 3            ; --           ; --           ; 69216  ; ./bow_3/bow_3.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0|altsyncram_p941:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; ROM              ; 25752        ; 3            ; --           ; --           ; 77256  ; ./bow_4/bow_4.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0|altsyncram_cb41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; ROM              ; 125760       ; 3            ; --           ; --           ; 377280 ; ./bow_5/bow_5.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0|altsyncram_hd41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; ROM              ; 22000        ; 3            ; --           ; --           ; 66000  ; ./torch/torch.mif              ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0|altsyncram_jau:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 7            ; --           ; --           ; 1792   ; adder.lab70.rtl.mif            ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0|altsyncram_l151:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; ./texture_2/texture_2.mif      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0|altsyncram_lau:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 9            ; --           ; --           ; 2304   ; adder.lab71.rtl.mif            ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0|altsyncram_n151:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; ./texture_3/texture_3.mif      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0|altsyncram_vbu:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 11           ; --           ; --           ; 2816   ; adder.lab72.rtl.mif            ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0|altsyncram_p151:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; ./texture_4/texture_4.mif      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0|altsyncram_1cu:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072   ; adder.lab73.rtl.mif            ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0|altsyncram_r151:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; ./texture_5/texture_5.mif      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; M9K  ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; M9K  ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component|altsyncram_ahk2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                          ; M9K  ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 48          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 96          ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 22          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File                      ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                      ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0                                                                                                                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_key:key                                                                                                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_keycode:keycode                                                                                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_leds_pio:leds_pio                                                                                                                                                                                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                         ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                       ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                   ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                         ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                         ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                    ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                             ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                   ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                         ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                 ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router                                                                                                                                                                ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_006                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_016                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_017                                                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                      ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                 ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                 ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                       ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                   ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                   ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                       ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                   ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                         ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                               ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                             ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                        ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                    ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                     ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                            ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                             ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram                                                                                                                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                          ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0                                                                                                                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                    ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_timer_0:timer_0                                                                                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_key:usb_gpx                                                                                                                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_key:usb_irq                                                                                                                                                                                                                                  ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|lab62_soc_usb_rst:usb_rst                                                                                                                                                                                                                              ; C:/Users/ECE385/game6/lab62_soc.qsys ;
; Altera ; RAM: 2-PORT                              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1                                                                                                                                                                                         ; tri_ram.v                            ;
; Altera ; RAM: 2-PORT                              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob                                                                                                                                                                                      ; ray_ram.v                            ;
; Altera ; RAM: 2-PORT                              ; 18.1    ; N/A          ; N/A          ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall                                                                                                                                                                                     ; ray_ram.v                            ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_next                              ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_state                                                                                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000  ;
+------------+------------+------------+------------+-------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0           ;
; i_next.010 ; 0          ; 0          ; 1          ; 1           ;
; i_next.101 ; 0          ; 1          ; 0          ; 1           ;
; i_next.111 ; 1          ; 0          ; 0          ; 1           ;
+------------+------------+------------+------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|i_state                                ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3,4,8..10,13..15,17,19,21,23..25,27,28,31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:key|readdata[1..31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|blue[3]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|red[3]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|blue[3]                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|blue[2]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|blue[3]                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|green[3]                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|red[3]                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|bow_state[3]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_wall_data[8..15]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                      ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,5..7,11,12,16,18,20,22,26,29]                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|green[2,3]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|blue[3]                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|red[3]                                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|red[2]                                                                                                                                                                                                                                                       ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|red[3]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|green[0]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|red[3]                                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|blue[3]                                                                                                                                                                                                                                          ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|db[0]                                                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|dg[0]                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|green[3]                                                                                                                                                                                                             ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|green[2]                                                                                                                                                                                                             ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|red[3]                                                                                                                                                                                                               ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|red[2]                                                                                                                                                                                                               ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|green[2]                                                                                                                                                                                                             ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|green[1]                                                                                                                                                                                                             ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[1..7]                                                                                                                                                                                                                                                                        ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[0]                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[19..31]                                                                                                                                                                                                                                                                      ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[18]                                                                                                                                                                                                                                                                          ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[1..7]                                                                                                                                                                                                                                                                        ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[0]                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[18..31]                                                                                                                                                                                                                                                                      ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[17]                                                                                                                                                                                                                                                                          ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|cos[16..31]                                                                                                                                                                                                                                                                     ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|cos[15]                                                                                                                                                                                                                                                                         ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sin[16..31]                                                                                                                                                                                                                                                                     ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sin[15]                                                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|mob_texture:mob|g[0]                                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|mob_texture:mob|b[0]                                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[0]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[0]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[18]                                                                                                                                                                                                                                                                          ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[17]                                                                                                                                                                                                                                                                          ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|clk_divider:clk1|cnt[0]                                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|clk_divider:clk0|cnt[0]                                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sx[16..31]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sy[16..31]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 1600                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                              ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0]                                                                                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[1]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_key:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[0]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sx[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5597  ;
; Number of registers using Synchronous Clear  ; 1232  ;
; Number of registers using Synchronous Load   ; 852   ;
; Number of registers using Asynchronous Clear ; 1854  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3170  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                     ; 1       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 61      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                          ; 10      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                        ; 4       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                   ; 11      ;
; lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 472     ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 58      ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override                                                                                                                                                         ; 4       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                   ; 3       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                          ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                          ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|x[16]                                                                                                                                                                                                                                               ; 186     ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|y[16]                                                                                                                                                                                                                                               ; 147     ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                      ; 2       ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                    ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                  ; 9       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|x[15]                                                                                                                                                                                                                                               ; 12      ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|y[15]                                                                                                                                                                                                                                               ; 11      ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                              ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 3       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 86                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                       ; Megafunction                                                                                                                                                                                       ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|q[0..2]                                            ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|memory_rtl_0                                                      ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|q[0..2]                                     ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|memory_rtl_0                                               ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|q[0..2]                                     ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|memory_rtl_0                                               ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|q[0..2]                                     ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|memory_rtl_0                                               ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|q[0..2]                                     ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|memory_rtl_0                                               ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|q[0..2]                                     ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|memory_rtl_0                                               ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|q[0..2]                                     ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|memory_rtl_0                                               ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|q[0..2]                                                 ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|memory_rtl_0                                                           ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|q[0..7] ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|memory_rtl_0           ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|q[0..7] ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|memory_rtl_0           ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|q[0..7] ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|memory_rtl_0           ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|q[0..7] ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|memory_rtl_0           ; RAM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|blue[0,1]                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|WideOr6_rtl_0  ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|green[0,1]                          ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|WideOr6_rtl_0  ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|red[0..2]                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|WideOr6_rtl_0  ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|blue[0..2]                          ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|WideOr8_rtl_0  ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|green[0..2]                         ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|WideOr8_rtl_0  ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|red[0..2]                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|WideOr8_rtl_0  ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|blue[0..3]                          ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|WideOr10_rtl_0 ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|green[0..2]                         ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|WideOr10_rtl_0 ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|red[0..3]                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|WideOr10_rtl_0 ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|blue[0..3]                          ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|WideOr11_rtl_0 ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|green[0..3]                         ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|WideOr11_rtl_0 ; ROM  ;
; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|red[0..3]                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|WideOr11_rtl_0 ; ROM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_mob_data[9]                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrow_animation:arrow|aim_x[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0|shift_reg[6]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ry[12]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sx[25]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sy[23]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sy[8]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|counter[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|x[31]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|x[22]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|y[30]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|y[27]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|bow_counter[26]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|dg[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrow_animation:arrow|frame_counter[16]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_wall_data[25]                                                                                                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_id[3]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|row_id[2]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|col_id[3]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[13]                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[7]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|rx[13]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|hp_counter[17]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|score[3]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|health[3]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|who_shoot[4]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|mob_cnt[31]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 22 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_mob_data[6]                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|bow_state[1]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|angle[1]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|active_addr[9]                                                                                                                                                                                                                                                                                                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|tool_color:tool|tool_g[3]                                                                                                                                                                                                                                                     ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|b[2]                                                                                                                                                                                                                                                                          ;
; 258:1              ; 4 bits    ; 688 LEs       ; 684 LEs              ; 4 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_wall_data[2]                                                                                                                                                                                                                                                            ;
; 258:1              ; 2 bits    ; 344 LEs       ; 342 LEs              ; 2 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|ray_mob_data[1]                                                                                                                                                                                                                                                             ;
; 12:1               ; 14 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|angle[6]                                                                                                                                                                                                                                                                             ;
; 30:1               ; 2 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|tool_color:tool|tool_g[2]                                                                                                                                                                                                                                                     ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_dx[14]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_sx[8]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sum_dy[11]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|cos[10]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|sin[11]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|x[1]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|y[10]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|Mux4                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|Mux3                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_center[19]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|tmp_x[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|next_x[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|dx[6]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|dy[30]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|mob_map                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|rc[1]                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|rf[1]                                                                                                                                                                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|dx[30]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|Add0                                                                                                                                                                                                                                                                          ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|dx[17]                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mux6                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mux4                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mux0                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mux2                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|dy[12]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 60 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|tmp_x[10]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 60 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|next_y[5]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|dr                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_center[13]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_addr_a[2]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_addr_a[6]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_addr_b[1]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_addr_b[9]                                                                                                                                                                                                                                                                                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_r[0]                                                                                                                                                                                                                                                        ;
; 11:1               ; 6 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_r[2]                                                                                                                                                                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|r[2]                                                                                                                                                                                                                                                          ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mux0                                                                                                                                                                                                                                                                        ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|Mux1029                                                                                                                                                                                                                                                                         ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|Mux3                                                                                                                                                                                                                                                                            ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|Mux1035                                                                                                                                                                                                                                                                         ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|Mux1032                                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |lab7|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab7|lab62_soc:u0|lab62_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                    ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mux0                                                                                                                                                                                                                                                                                 ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |lab7|lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mux6                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component|altsyncram_ahk2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0|altsyncram_hd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0|altsyncram_5941:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0|altsyncram_3841:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0|altsyncram_i941:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0|altsyncram_j941:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0|altsyncram_p941:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0|altsyncram_cb41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0|altsyncram_ae41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0|altsyncram_n151:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0|altsyncram_p151:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0|altsyncram_r151:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0|altsyncram_l151:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0|altsyncram_jau:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0|altsyncram_lau:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0|altsyncram_vbu:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0|altsyncram_1cu:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_bes1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_bes1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                       ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 10                     ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ahk2        ; Untyped                                                                                    ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                  ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; lab62_soc_onchip_memory2_0.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 2                              ; Signed Integer                                            ;
; NUMWORDS_A                         ; 4                              ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; lab62_soc_onchip_memory2_0.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 4                              ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_27g1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_006|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_016|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_017|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                       ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                                       ;
; NUMWORDS_A                         ; 22000                ; Untyped                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; ./torch/torch.mif    ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_hd41      ; Untyped                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 40320                ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ./bow_0/bow_0.mif    ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5941      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 5775                 ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ./bow_1/bow_1.mif    ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_3841      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 20196                ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ./bow_2/bow_2.mif    ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_i941      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 23072                ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ./bow_3/bow_3.mif    ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_j941      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 25752                ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ./bow_4/bow_4.mif    ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_p941      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 17                   ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 125760               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ./bow_5/bow_5.mif    ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_cb41      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                                  ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                                                                                  ;
; NUMWORDS_A                         ; 60000                ; Untyped                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; ./arrow/arrow.mif    ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ae41      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                                                                                ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                                                                                                                             ;
; WIDTH_A                            ; 8                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                       ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; INIT_FILE                          ; ./texture_3/texture_3.mif ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10                    ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_n151           ; Untyped                                                                                                                                                                             ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                                                                                ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                                                                                                                             ;
; WIDTH_A                            ; 8                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                       ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; INIT_FILE                          ; ./texture_4/texture_4.mif ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10                    ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_p151           ; Untyped                                                                                                                                                                             ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                                                                                ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                                                                                                                             ;
; WIDTH_A                            ; 8                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                       ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; INIT_FILE                          ; ./texture_5/texture_5.mif ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10                    ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_r151           ; Untyped                                                                                                                                                                             ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                                                                                ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                                                                                                                             ;
; WIDTH_A                            ; 8                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                       ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                                                                             ;
; INIT_FILE                          ; ./texture_2/texture_2.mif ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10                    ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_l151           ; Untyped                                                                                                                                                                             ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 7                    ; Untyped                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; adder.lab70.rtl.mif  ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_jau       ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; adder.lab71.rtl.mif  ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_lau       ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 11                   ; Untyped                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; adder.lab72.rtl.mif  ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vbu       ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; adder.lab73.rtl.mif  ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_1cu       ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                                                                                   ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_cvl ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                                                                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_evl ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                                                                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_evl ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                   ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_6ms ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                                                                                   ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_cvl ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                   ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_6ms ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                   ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_6ms ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                   ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_6ms ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                   ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_6ms ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                   ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_6ms ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTHA                                     ; 15       ; Untyped                                                                                                          ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                                                                          ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                                          ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                                          ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                          ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                          ;
; LATENCY                                        ; 0        ; Untyped                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                          ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 24       ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 24       ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 20       ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 20       ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 15       ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 15       ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 15       ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 10       ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 9        ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 19       ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 19       ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                        ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTHA                                     ; 10       ; Untyped                                                                                                     ;
; LPM_WIDTHB                                     ; 9        ; Untyped                                                                                                     ;
; LPM_WIDTHP                                     ; 19       ; Untyped                                                                                                     ;
; LPM_WIDTHR                                     ; 19       ; Untyped                                                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                     ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                     ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                                                   ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_dvl ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                   ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_9vl ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_asl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 57       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 57       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_vgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 57       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 57       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_vgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 50       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 50       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                      ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 25       ; Untyped                                                                                   ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                   ;
; LPM_WIDTHP                                     ; 50       ; Untyped                                                                                   ;
; LPM_WIDTHR                                     ; 50       ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                   ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 50       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 50       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                      ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 25       ; Untyped                                                                                   ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                   ;
; LPM_WIDTHP                                     ; 50       ; Untyped                                                                                   ;
; LPM_WIDTHR                                     ; 50       ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                   ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_vco ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 24       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 40       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 40       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_ogs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_vco ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult1 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 24       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 40       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 40       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_ogs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult3 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 25       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 50       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 50       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 25       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 50       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 50       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_1os ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult12 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                      ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                   ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                                   ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                                   ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; mult_1os ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                   ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 9        ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 19       ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 19       ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; mult_bfs ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                              ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult1 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 9        ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 19       ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 19       ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; mult_bfs ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                              ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 41       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 41       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_sns ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                      ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                   ;
; LPM_WIDTHB                                     ; 25       ; Untyped                                                                                   ;
; LPM_WIDTHP                                     ; 41       ; Untyped                                                                                   ;
; LPM_WIDTHR                                     ; 41       ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; mult_sns ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                   ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_1hs ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_1hs ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult4 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_1hs ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult5 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_1hs ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 23                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 22000                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 40320                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 5775                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 20196                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 23072                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 25752                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 125760                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 60000                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 7                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 11                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                             ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                              ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 36                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0                  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3                  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1                  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4                  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2                  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5                  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 15                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 19                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 19                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4                                ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 57                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5                                ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 57                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6                                ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13                               ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9                                ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10                               ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0                                ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult1                                ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2                                ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult3                                ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2                                         ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3                                         ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8                                ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult12                               ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 19                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult1                                    ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 19                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7                                ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11                               ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0                                         ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult1                                         ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult4                                         ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
; Entity Instance                       ; lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult5                                         ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_spi_0:spi_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Stuck at GND                  ;
; locked             ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram:sdram|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                       ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom"                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom"                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom"                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom"                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (13 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[3..3]" have no fanouts                     ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; blank ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; DrawX[9..4] ; Input ; Info     ; Stuck at GND                                                                                                       ;
; DrawY[9..4] ; Input ; Info     ; Stuck at GND                                                                                                       ;
; blank       ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|clk_divider:clk1" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                         ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------+
; count[31..2] ; Input ; Info     ; Stuck at GND                                                                                    ;
; count[1]     ; Input ; Info     ; Stuck at VCC                                                                                    ;
; count[0]     ; Input ; Info     ; Stuck at GND                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|clk_divider:clk0" ;
+---------------+-------+----------+---------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                               ;
+---------------+-------+----------+---------------------------------------------------------------------------------------+
; count[17..16] ; Input ; Info     ; Stuck at VCC                                                                          ;
; count[11..10] ; Input ; Info     ; Stuck at VCC                                                                          ;
; count[31..18] ; Input ; Info     ; Stuck at GND                                                                          ;
; count[15..12] ; Input ; Info     ; Stuck at GND                                                                          ;
; count[5..0]   ; Input ; Info     ; Stuck at GND                                                                          ;
; count[9]      ; Input ; Info     ; Stuck at GND                                                                          ;
; count[8]      ; Input ; Info     ; Stuck at VCC                                                                          ;
; count[7]      ; Input ; Info     ; Stuck at GND                                                                          ;
; count[6]      ; Input ; Info     ; Stuck at VCC                                                                          ;
+---------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1" ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                ;
; rden_a ; Input ; Info     ; Stuck at VCC                                                                ;
; rden_b ; Input ; Info     ; Stuck at VCC                                                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0"                                                                                                                                                                                                          ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                                                                                          ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                     ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                           ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                           ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                           ;
; key_external_connection_export    ; Input   ; Warning          ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                                                                                                                     ;
; keycode_export                    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; leds_export                       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 5512                        ;
;     CLR               ; 758                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 2011                        ;
;     ENA CLR           ; 824                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SCLR          ; 82                          ;
;     ENA SCLR SLD      ; 36                          ;
;     ENA SLD           ; 58                          ;
;     SCLR              ; 520                         ;
;     SCLR SLD          ; 512                         ;
;     SLD               ; 18                          ;
;     plain             ; 453                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 24572                       ;
;     arith             ; 5504                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1296                        ;
;         3 data inputs ; 4206                        ;
;     normal            ; 19068                       ;
;         0 data inputs ; 263                         ;
;         1 data inputs ; 159                         ;
;         2 data inputs ; 2329                        ;
;         3 data inputs ; 2914                        ;
;         4 data inputs ; 13403                       ;
; cycloneiii_mac_mult   ; 48                          ;
; cycloneiii_mac_out    ; 48                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 426                         ;
;                       ;                             ;
; Max LUT depth         ; 158.00                      ;
; Average LUT depth     ; 33.20                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 05 09:55:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "lab62_soc.qsys"
Info (12250): 2023.05.05.09:55:30 Progress: Loading game6/lab62_soc.qsys
Info (12250): 2023.05.05.09:55:30 Progress: Reading input file
Info (12250): 2023.05.05.09:55:30 Progress: Adding VGA_text_mode_controller_0 [VGA_text_mode_controller 1.0]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module VGA_text_mode_controller_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module clk_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module hex_digits_pio
Info (12250): 2023.05.05.09:55:32 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module jtag_uart_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module key
Info (12250): 2023.05.05.09:55:32 Progress: Adding keycode [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module keycode
Info (12250): 2023.05.05.09:55:32 Progress: Adding leds_pio [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module leds_pio
Info (12250): 2023.05.05.09:55:32 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module sdram
Info (12250): 2023.05.05.09:55:32 Progress: Adding sdram_pll [altpll 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module sdram_pll
Info (12250): 2023.05.05.09:55:32 Progress: Adding spi_0 [altera_avalon_spi 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module spi_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module timer_0
Info (12250): 2023.05.05.09:55:32 Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module usb_gpx
Info (12250): 2023.05.05.09:55:32 Progress: Adding usb_irq [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module usb_irq
Info (12250): 2023.05.05.09:55:32 Progress: Adding usb_rst [altera_avalon_pio 18.1]
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing module usb_rst
Info (12250): 2023.05.05.09:55:32 Progress: Building connections
Info (12250): 2023.05.05.09:55:32 Progress: Parameterizing connections
Info (12250): 2023.05.05.09:55:32 Progress: Validating
Info (12250): 2023.05.05.09:55:33 Progress: Done reading input file
Info (12250): Lab62_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Lab62_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab62_soc: Generating lab62_soc "lab62_soc" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_006.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink5
Info (12250): VGA_text_mode_controller_0: "lab62_soc" instantiated VGA_text_mode_controller "VGA_text_mode_controller_0"
Info (12250): Hex_digits_pio: Starting RTL generation for module 'lab62_soc_hex_digits_pio'
Info (12250): Hex_digits_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_hex_digits_pio --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0003_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0003_hex_digits_pio_gen//lab62_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Hex_digits_pio: Done RTL generation for module 'lab62_soc_hex_digits_pio'
Info (12250): Hex_digits_pio: "lab62_soc" instantiated altera_avalon_pio "hex_digits_pio"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'lab62_soc_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab62_soc_jtag_uart_0 --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0004_jtag_uart_0_gen//lab62_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'lab62_soc_jtag_uart_0'
Info (12250): Jtag_uart_0: "lab62_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Key: Starting RTL generation for module 'lab62_soc_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_key --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0005_key_gen//lab62_soc_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'lab62_soc_key'
Info (12250): Key: "lab62_soc" instantiated altera_avalon_pio "key"
Info (12250): Keycode: Starting RTL generation for module 'lab62_soc_keycode'
Info (12250): Keycode:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_keycode --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0006_keycode_gen//lab62_soc_keycode_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Keycode: Done RTL generation for module 'lab62_soc_keycode'
Info (12250): Keycode: "lab62_soc" instantiated altera_avalon_pio "keycode"
Info (12250): Leds_pio: Starting RTL generation for module 'lab62_soc_leds_pio'
Info (12250): Leds_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_leds_pio --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0007_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0007_leds_pio_gen//lab62_soc_leds_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Leds_pio: Done RTL generation for module 'lab62_soc_leds_pio'
Info (12250): Leds_pio: "lab62_soc" instantiated altera_avalon_pio "leds_pio"
Info (12250): Nios2_gen2_0: "lab62_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'lab62_soc_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab62_soc_onchip_memory2_0 --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0008_onchip_memory2_0_gen//lab62_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'lab62_soc_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "lab62_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'lab62_soc_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab62_soc_sdram --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0009_sdram_gen//lab62_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'lab62_soc_sdram'
Info (12250): Sdram: "lab62_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sdram_pll: "lab62_soc" instantiated altpll "sdram_pll"
Info (12250): Spi_0: Starting RTL generation for module 'lab62_soc_spi_0'
Info (12250): Spi_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab62_soc_spi_0 --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0012_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0012_spi_0_gen//lab62_soc_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_0: Done RTL generation for module 'lab62_soc_spi_0'
Info (12250): Spi_0: "lab62_soc" instantiated altera_avalon_spi "spi_0"
Info (12250): Sysid_qsys_0: "lab62_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'lab62_soc_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab62_soc_timer_0 --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0014_timer_0_gen//lab62_soc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'lab62_soc_timer_0'
Info (12250): Timer_0: "lab62_soc" instantiated altera_avalon_timer "timer_0"
Info (12250): Usb_rst: Starting RTL generation for module 'lab62_soc_usb_rst'
Info (12250): Usb_rst:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_usb_rst --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0015_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0015_usb_rst_gen//lab62_soc_usb_rst_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Usb_rst: Done RTL generation for module 'lab62_soc_usb_rst'
Info (12250): Usb_rst: "lab62_soc" instantiated altera_avalon_pio "usb_rst"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "lab62_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "lab62_soc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "lab62_soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'lab62_soc_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab62_soc_nios2_gen2_0_cpu --dir=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Jerry/AppData/Local/Temp/alt9482_3520132701641860791.dir/0018_cpu_gen//lab62_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.05.05 09:56:13 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.05.05 09:56:13 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Plaintext license not found.
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.05.05 09:56:14 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2023.05.05 09:56:15 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'lab62_soc_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): Lab62_soc: Done "lab62_soc" with 44 modules, 69 files
Info (12249): Finished elaborating Platform Designer system entity "lab62_soc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file arrow/arrow_rom.sv
    Info (12023): Found entity 1: arrow_rom File: C:/Users/ECE385/game6/arrow/arrow_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arrow/arrow_palette.sv
    Info (12023): Found entity 1: arrow_palette File: C:/Users/ECE385/game6/arrow/arrow_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arrow/arrow_example.sv
    Info (12023): Found entity 1: arrow_example File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file torch/torch_rom.sv
    Info (12023): Found entity 1: torch_rom File: C:/Users/ECE385/game6/torch/torch_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file torch/torch_palette.sv
    Info (12023): Found entity 1: torch_palette File: C:/Users/ECE385/game6/torch/torch_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file torch/torch_example.sv
    Info (12023): Found entity 1: torch_example File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arrow_animation.sv
    Info (12023): Found entity 1: arrow_animation File: C:/Users/ECE385/game6/arrow_animation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_5/bow_5_rom.sv
    Info (12023): Found entity 1: bow_5_rom File: C:/Users/ECE385/game6/bow_5/bow_5_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_5/bow_5_palette.sv
    Info (12023): Found entity 1: bow_5_palette File: C:/Users/ECE385/game6/bow_5/bow_5_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_5/bow_5_example.sv
    Info (12023): Found entity 1: bow_5_example File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_4/bow_4_rom.sv
    Info (12023): Found entity 1: bow_4_rom File: C:/Users/ECE385/game6/bow_4/bow_4_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_4/bow_4_palette.sv
    Info (12023): Found entity 1: bow_4_palette File: C:/Users/ECE385/game6/bow_4/bow_4_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_4/bow_4_example.sv
    Info (12023): Found entity 1: bow_4_example File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_3/bow_3_rom.sv
    Info (12023): Found entity 1: bow_3_rom File: C:/Users/ECE385/game6/bow_3/bow_3_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_3/bow_3_palette.sv
    Info (12023): Found entity 1: bow_3_palette File: C:/Users/ECE385/game6/bow_3/bow_3_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_3/bow_3_example.sv
    Info (12023): Found entity 1: bow_3_example File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_2/bow_2_rom.sv
    Info (12023): Found entity 1: bow_2_rom File: C:/Users/ECE385/game6/bow_2/bow_2_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_2/bow_2_palette.sv
    Info (12023): Found entity 1: bow_2_palette File: C:/Users/ECE385/game6/bow_2/bow_2_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_2/bow_2_example.sv
    Info (12023): Found entity 1: bow_2_example File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_1/bow_1_rom.sv
    Info (12023): Found entity 1: bow_1_rom File: C:/Users/ECE385/game6/bow_1/bow_1_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_1/bow_1_palette.sv
    Info (12023): Found entity 1: bow_1_palette File: C:/Users/ECE385/game6/bow_1/bow_1_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_1/bow_1_example.sv
    Info (12023): Found entity 1: bow_1_example File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_0/bow_0_rom.sv
    Info (12023): Found entity 1: bow_0_rom File: C:/Users/ECE385/game6/bow_0/bow_0_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_0/bow_0_palette.sv
    Info (12023): Found entity 1: bow_0_palette File: C:/Users/ECE385/game6/bow_0/bow_0_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_0/bow_0_example.sv
    Info (12023): Found entity 1: bow_0_example File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_5/texture_5_rom.sv
    Info (12023): Found entity 1: texture_5_rom File: C:/Users/ECE385/game6/texture_5/texture_5_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_5/texture_5_palette.sv
    Info (12023): Found entity 1: texture_5_palette File: C:/Users/ECE385/game6/texture_5/texture_5_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_5/texture_5_example.sv
    Info (12023): Found entity 1: texture_5_example File: C:/Users/ECE385/game6/texture_5/texture_5_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_4/texture_4_rom.sv
    Info (12023): Found entity 1: texture_4_rom File: C:/Users/ECE385/game6/texture_4/texture_4_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_4/texture_4_palette.sv
    Info (12023): Found entity 1: texture_4_palette File: C:/Users/ECE385/game6/texture_4/texture_4_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_4/texture_4_example.sv
    Info (12023): Found entity 1: texture_4_example File: C:/Users/ECE385/game6/texture_4/texture_4_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_3/texture_3_rom.sv
    Info (12023): Found entity 1: texture_3_rom File: C:/Users/ECE385/game6/texture_3/texture_3_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_3/texture_3_palette.sv
    Info (12023): Found entity 1: texture_3_palette File: C:/Users/ECE385/game6/texture_3/texture_3_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_3/texture_3_example.sv
    Info (12023): Found entity 1: texture_3_example File: C:/Users/ECE385/game6/texture_3/texture_3_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_2/texture_2_rom.sv
    Info (12023): Found entity 1: texture_2_rom File: C:/Users/ECE385/game6/texture_2/texture_2_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_2/texture_2_palette.sv
    Info (12023): Found entity 1: texture_2_palette File: C:/Users/ECE385/game6/texture_2/texture_2_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_2/texture_2_example.sv
    Info (12023): Found entity 1: texture_2_example File: C:/Users/ECE385/game6/texture_2/texture_2_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file texture_pack.sv
    Info (12023): Found entity 1: texture_pack File: C:/Users/ECE385/game6/texture_pack.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/ECE385/game6/vga_text_avl_interface.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/ECE385/game6/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file steve.sv
    Info (12023): Found entity 1: steve File: C:/Users/ECE385/game6/steve.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raycasting.sv
    Info (12023): Found entity 1: raycasting File: C:/Users/ECE385/game6/raycasting.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab7.sv
    Info (12023): Found entity 1: lab7 File: C:/Users/ECE385/game6/lab7.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/ECE385/game6/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/ECE385/game6/color_mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.sv
    Info (12023): Found entity 1: clk_divider File: C:/Users/ECE385/game6/clk_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tri_ram.v
    Info (12023): Found entity 1: tri_ram File: C:/Users/ECE385/game6/tri_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ray_ram.v
    Info (12023): Found entity 1: ray_ram File: C:/Users/ECE385/game6/ray_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file wall_color.sv
    Info (12023): Found entity 1: wall_color File: C:/Users/ECE385/game6/wall_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hp_color.sv
    Info (12023): Found entity 1: hp_color File: C:/Users/ECE385/game6/hp_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tool_color.sv
    Info (12023): Found entity 1: tool_color File: C:/Users/ECE385/game6/tool_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bow_color.sv
    Info (12023): Found entity 1: bow_color File: C:/Users/ECE385/game6/bow_color.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mob_color.sv
    Info (12023): Found entity 1: mob_color File: C:/Users/ECE385/game6/mob_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mob_texture.sv
    Info (12023): Found entity 1: mob_texture File: C:/Users/ECE385/game6/mob_texture.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mob_hehavior.sv
    Info (12023): Found entity 1: mob_behavior File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file death_color.sv
    Info (12023): Found entity 1: death_color File: C:/Users/ECE385/game6/death_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/lab62_soc.v
    Info (12023): Found entity 1: lab62_soc File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab62_soc_hex_digits_pio File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab62_soc_irq_mapper File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab62_soc_jtag_uart_0_scfifo_w File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab62_soc_jtag_uart_0_scfifo_r File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab62_soc_jtag_uart_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_key.v
    Info (12023): Found entity 1: lab62_soc_key File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_keycode.v
    Info (12023): Found entity 1: lab62_soc_keycode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v
    Info (12023): Found entity 1: lab62_soc_leds_pio File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_001 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_002 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_003_default_decode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_003 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_008_default_decode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_008 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux_001 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab62_soc_nios2_gen2_0_cpu File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab62_soc_onchip_memory2_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_sdram.v
    Info (12023): Found entity 1: lab62_soc_sdram_input_efifo_module File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab62_soc_sdram File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v
    Info (12023): Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab62_soc_sdram_pll_stdsync_sv6 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab62_soc_sdram_pll_altpll_vg92 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab62_soc_sdram_pll File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_spi_0.v
    Info (12023): Found entity 1: lab62_soc_spi_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab62_soc_sysid_qsys_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_timer_0.v
    Info (12023): Found entity 1: lab62_soc_timer_0 File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v
    Info (12023): Found entity 1: lab62_soc_usb_rst File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 19
Warning (10236): Verilog HDL Implicit Net warning at color_mapper.sv(27): created implicit net for "torch_a" File: C:/Users/ECE385/game6/color_mapper.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "lab7" for the top level hierarchy
Warning (10858): Verilog HDL warning at lab7.sv(63): object signs used but never assigned File: C:/Users/ECE385/game6/lab7.sv Line: 63
Warning (10858): Verilog HDL warning at lab7.sv(64): object hundreds used but never assigned File: C:/Users/ECE385/game6/lab7.sv Line: 64
Warning (10030): Net "signs" at lab7.sv(63) has no driver or initial value, using a default initial value '0' File: C:/Users/ECE385/game6/lab7.sv Line: 63
Warning (10030): Net "hundreds" at lab7.sv(64) has no driver or initial value, using a default initial value '0' File: C:/Users/ECE385/game6/lab7.sv Line: 64
Warning (10034): Output port "LEDR" at lab7.sv(22) has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 22
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/ECE385/game6/lab7.sv Line: 91
Info (12128): Elaborating entity "lab62_soc" for hierarchy "lab62_soc:u0" File: C:/Users/ECE385/game6/lab7.sv Line: 158
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 157
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(109): truncated value with size 16 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 109
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(113): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 113
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(117): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 117
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(121): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 121
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(128): truncated value with size 16 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 128
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(132): truncated value with size 16 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 132
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(136): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 136
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(140): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 140
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(144): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 144
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(148): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 148
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(258): truncated value with size 8 to match size of target (5) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 258
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(260): truncated value with size 8 to match size of target (5) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 260
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(262): truncated value with size 8 to match size of target (5) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 262
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(264): truncated value with size 8 to match size of target (5) File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 264
Warning (10034): Output port "AVL_READDATA" at vga_text_avl_interface.sv(34) has no driver File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 34
Info (12128): Elaborating entity "ray_ram" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component" File: C:/Users/ECE385/game6/ray_ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component" File: C:/Users/ECE385/game6/ray_ram.v Line: 91
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ECE385/game6/ray_ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bes1.tdf
    Info (12023): Found entity 1: altsyncram_bes1 File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bes1" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tri_ram" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component" File: C:/Users/ECE385/game6/tri_ram.v Line: 103
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component" File: C:/Users/ECE385/game6/tri_ram.v Line: 103
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ECE385/game6/tri_ram.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahk2.tdf
    Info (12023): Found entity 1: altsyncram_ahk2 File: C:/Users/ECE385/game6/db/altsyncram_ahk2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ahk2" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tri_ram:ram1|altsyncram:altsyncram_component|altsyncram_ahk2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "steve" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 170
Warning (10230): Verilog HDL assignment warning at steve.sv(244): truncated value with size 32 to match size of target (4) File: C:/Users/ECE385/game6/steve.sv Line: 244
Warning (10230): Verilog HDL assignment warning at steve.sv(262): truncated value with size 32 to match size of target (4) File: C:/Users/ECE385/game6/steve.sv Line: 262
Info (12128): Elaborating entity "clk_divider" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|clk_divider:clk0" File: C:/Users/ECE385/game6/steve.sv Line: 42
Info (12128): Elaborating entity "mob_behavior" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 185
Warning (10230): Verilog HDL assignment warning at mob_hehavior.sv(26): truncated value with size 32 to match size of target (8) File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 26
Warning (10230): Verilog HDL assignment warning at mob_hehavior.sv(49): truncated value with size 32 to match size of target (7) File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 49
Info (12128): Elaborating entity "raycasting" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 203
Info (12128): Elaborating entity "vga_controller" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 215
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/ECE385/game6/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "color_mapper" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 233
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(44): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 44
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(45): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 45
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(46): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 46
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(49): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 49
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(50): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 50
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(51): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 51
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(54): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 54
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(55): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 55
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(56): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 56
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(84): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 84
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(85): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 85
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(86): truncated value with size 5 to match size of target (4) File: C:/Users/ECE385/game6/color_mapper.sv Line: 86
Info (12128): Elaborating entity "wall_color" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall" File: C:/Users/ECE385/game6/color_mapper.sv Line: 23
Info (12128): Elaborating entity "texture_pack" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture" File: C:/Users/ECE385/game6/wall_color.sv Line: 117
Info (12128): Elaborating entity "texture_2_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0" File: C:/Users/ECE385/game6/texture_pack.sv Line: 13
Warning (10230): Verilog HDL assignment warning at texture_2_example.sv(20): truncated value with size 10 to match size of target (8) File: C:/Users/ECE385/game6/texture_2/texture_2_example.sv Line: 20
Info (12128): Elaborating entity "texture_2_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom" File: C:/Users/ECE385/game6/texture_2/texture_2_example.sv Line: 42
Warning (10858): Verilog HDL warning at texture_2_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/texture_2/texture_2_rom.sv Line: 7
Info (12128): Elaborating entity "texture_2_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette" File: C:/Users/ECE385/game6/texture_2/texture_2_example.sv Line: 49
Info (12128): Elaborating entity "texture_3_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1" File: C:/Users/ECE385/game6/texture_pack.sv Line: 15
Warning (10230): Verilog HDL assignment warning at texture_3_example.sv(20): truncated value with size 10 to match size of target (8) File: C:/Users/ECE385/game6/texture_3/texture_3_example.sv Line: 20
Info (12128): Elaborating entity "texture_3_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom" File: C:/Users/ECE385/game6/texture_3/texture_3_example.sv Line: 42
Warning (10858): Verilog HDL warning at texture_3_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/texture_3/texture_3_rom.sv Line: 7
Info (12128): Elaborating entity "texture_3_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette" File: C:/Users/ECE385/game6/texture_3/texture_3_example.sv Line: 49
Info (12128): Elaborating entity "texture_4_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2" File: C:/Users/ECE385/game6/texture_pack.sv Line: 17
Warning (10230): Verilog HDL assignment warning at texture_4_example.sv(20): truncated value with size 10 to match size of target (8) File: C:/Users/ECE385/game6/texture_4/texture_4_example.sv Line: 20
Info (12128): Elaborating entity "texture_4_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom" File: C:/Users/ECE385/game6/texture_4/texture_4_example.sv Line: 42
Warning (10858): Verilog HDL warning at texture_4_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/texture_4/texture_4_rom.sv Line: 7
Info (12128): Elaborating entity "texture_4_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette" File: C:/Users/ECE385/game6/texture_4/texture_4_example.sv Line: 49
Info (12128): Elaborating entity "texture_5_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3" File: C:/Users/ECE385/game6/texture_pack.sv Line: 19
Warning (10230): Verilog HDL assignment warning at texture_5_example.sv(20): truncated value with size 10 to match size of target (8) File: C:/Users/ECE385/game6/texture_5/texture_5_example.sv Line: 20
Info (12128): Elaborating entity "texture_5_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom" File: C:/Users/ECE385/game6/texture_5/texture_5_example.sv Line: 42
Warning (10858): Verilog HDL warning at texture_5_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/texture_5/texture_5_rom.sv Line: 7
Info (12128): Elaborating entity "texture_5_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette" File: C:/Users/ECE385/game6/texture_5/texture_5_example.sv Line: 49
Info (12128): Elaborating entity "mob_texture" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|mob_texture:mob" File: C:/Users/ECE385/game6/wall_color.sv Line: 118
Info (12128): Elaborating entity "death_color" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death" File: C:/Users/ECE385/game6/color_mapper.sv Line: 24
Info (12128): Elaborating entity "tool_color" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|tool_color:tool" File: C:/Users/ECE385/game6/color_mapper.sv Line: 25
Warning (10230): Verilog HDL assignment warning at tool_color.sv(26): truncated value with size 10 to match size of target (6) File: C:/Users/ECE385/game6/tool_color.sv Line: 26
Info (12128): Elaborating entity "bow_color" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow" File: C:/Users/ECE385/game6/color_mapper.sv Line: 26
Warning (10030): Net "ri[6..7]" at bow_color.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/ECE385/game6/bow_color.sv Line: 11
Warning (10030): Net "gi[6..7]" at bow_color.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/ECE385/game6/bow_color.sv Line: 12
Warning (10030): Net "bi[6..7]" at bow_color.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/ECE385/game6/bow_color.sv Line: 13
Warning (10030): Net "ai[6..7]" at bow_color.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/ECE385/game6/bow_color.sv Line: 14
Info (12128): Elaborating entity "bow_0_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0" File: C:/Users/ECE385/game6/bow_color.sv Line: 17
Warning (10230): Verilog HDL assignment warning at bow_0_example.sv(23): truncated value with size 32 to match size of target (16) File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 23
Info (12128): Elaborating entity "bow_0_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom" File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 50
Warning (10858): Verilog HDL warning at bow_0_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/bow_0/bow_0_rom.sv Line: 7
Info (12128): Elaborating entity "bow_0_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_palette:bow_0_palette" File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 57
Info (12128): Elaborating entity "bow_1_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1" File: C:/Users/ECE385/game6/bow_color.sv Line: 18
Warning (10230): Verilog HDL assignment warning at bow_1_example.sv(23): truncated value with size 32 to match size of target (15) File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 23
Info (12128): Elaborating entity "bow_1_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom" File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 50
Warning (10858): Verilog HDL warning at bow_1_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/bow_1/bow_1_rom.sv Line: 7
Info (12128): Elaborating entity "bow_1_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_palette:bow_1_palette" File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 57
Info (12128): Elaborating entity "bow_2_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2" File: C:/Users/ECE385/game6/bow_color.sv Line: 19
Warning (10230): Verilog HDL assignment warning at bow_2_example.sv(23): truncated value with size 32 to match size of target (17) File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 23
Info (12128): Elaborating entity "bow_2_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom" File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 50
Warning (10858): Verilog HDL warning at bow_2_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/bow_2/bow_2_rom.sv Line: 7
Info (12128): Elaborating entity "bow_2_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_palette:bow_2_palette" File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 57
Info (12128): Elaborating entity "bow_3_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3" File: C:/Users/ECE385/game6/bow_color.sv Line: 20
Warning (10230): Verilog HDL assignment warning at bow_3_example.sv(23): truncated value with size 32 to match size of target (17) File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 23
Info (12128): Elaborating entity "bow_3_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom" File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 50
Warning (10858): Verilog HDL warning at bow_3_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/bow_3/bow_3_rom.sv Line: 7
Info (12128): Elaborating entity "bow_3_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_palette:bow_3_palette" File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 57
Info (12128): Elaborating entity "bow_4_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4" File: C:/Users/ECE385/game6/bow_color.sv Line: 21
Warning (10230): Verilog HDL assignment warning at bow_4_example.sv(23): truncated value with size 32 to match size of target (17) File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 23
Info (12128): Elaborating entity "bow_4_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom" File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 50
Warning (10858): Verilog HDL warning at bow_4_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/bow_4/bow_4_rom.sv Line: 7
Info (12128): Elaborating entity "bow_4_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_palette:bow_4_palette" File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 57
Info (12128): Elaborating entity "bow_5_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5" File: C:/Users/ECE385/game6/bow_color.sv Line: 22
Warning (10230): Verilog HDL assignment warning at bow_5_example.sv(23): truncated value with size 32 to match size of target (17) File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 23
Info (12128): Elaborating entity "bow_5_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom" File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 53
Warning (10858): Verilog HDL warning at bow_5_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/bow_5/bow_5_rom.sv Line: 7
Info (12128): Elaborating entity "bow_5_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_palette:bow_5_palette" File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 60
Info (12128): Elaborating entity "torch_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch" File: C:/Users/ECE385/game6/color_mapper.sv Line: 27
Warning (10230): Verilog HDL assignment warning at torch_example.sv(24): truncated value with size 32 to match size of target (15) File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 24
Info (12128): Elaborating entity "torch_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom" File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 53
Warning (10858): Verilog HDL warning at torch_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/torch/torch_rom.sv Line: 7
Info (12128): Elaborating entity "torch_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_palette:torch_palette" File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 60
Info (12128): Elaborating entity "arrow_example" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0" File: C:/Users/ECE385/game6/color_mapper.sv Line: 28
Warning (10230): Verilog HDL assignment warning at arrow_example.sv(24): truncated value with size 32 to match size of target (16) File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 24
Info (12128): Elaborating entity "arrow_rom" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom" File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 52
Warning (10858): Verilog HDL warning at arrow_rom.sv(7): object memory used but never assigned File: C:/Users/ECE385/game6/arrow/arrow_rom.sv Line: 7
Info (12128): Elaborating entity "arrow_palette" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_palette:arrow_palette" File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 59
Info (12128): Elaborating entity "arrow_animation" for hierarchy "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrow_animation:arrow" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/vga_text_avl_interface.sv Line: 249
Info (12128): Elaborating entity "lab62_soc_hex_digits_pio" for hierarchy "lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 168
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 181
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0_scfifo_w" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/ECE385/game6/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/ECE385/game6/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/ECE385/game6/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/ECE385/game6/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/ECE385/game6/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/ECE385/game6/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/ECE385/game6/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/ECE385/game6/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/ECE385/game6/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/ECE385/game6/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/ECE385/game6/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0_scfifo_r" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62_soc_key" for hierarchy "lab62_soc:u0|lab62_soc_key:key" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 189
Info (12128): Elaborating entity "lab62_soc_keycode" for hierarchy "lab62_soc:u0|lab62_soc_keycode:keycode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 200
Info (12128): Elaborating entity "lab62_soc_leds_pio" for hierarchy "lab62_soc:u0|lab62_soc_leds_pio:leds_pio" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 211
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 240
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/ECE385/game6/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/ECE385/game6/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62_soc_onchip_memory2_0" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 254
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab62_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf
    Info (12023): Found entity 1: altsyncram_27g1 File: C:/Users/ECE385/game6/db/altsyncram_27g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_27g1" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_sdram" for hierarchy "lab62_soc:u0|lab62_soc_sdram:sdram" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 277
Info (12128): Elaborating entity "lab62_soc_sdram_input_efifo_module" for hierarchy "lab62_soc:u0|lab62_soc_sdram:sdram|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab62_soc_sdram_pll" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 304
Info (12128): Elaborating entity "lab62_soc_sdram_pll_stdsync_sv6" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab62_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab62_soc_sdram_pll_altpll_vg92" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab62_soc_spi_0" for hierarchy "lab62_soc:u0|lab62_soc_spi_0:spi_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 320
Info (12128): Elaborating entity "lab62_soc_sysid_qsys_0" for hierarchy "lab62_soc:u0|lab62_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 327
Info (12128): Elaborating entity "lab62_soc_timer_0" for hierarchy "lab62_soc:u0|lab62_soc_timer_0:timer_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 338
Info (12128): Elaborating entity "lab62_soc_usb_rst" for hierarchy "lab62_soc:u0|lab62_soc_usb_rst:usb_rst" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 365
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 467
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1363
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1551
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1615
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1679
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1743
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1807
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1871
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 1935
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 2255
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 2447
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 2528
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 2609
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 2693
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 2734
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 3443
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 3484
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 3525
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 4666
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_001" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 4682
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_001:router_001|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_001.sv Line: 198
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_002" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 4698
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_003" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 4714
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_003:router_003|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_008" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 4794
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_008_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_008:router_008|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 4988
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 5095
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 5196
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 5219
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 5236
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 5581
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 5598
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6027
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6128
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv Line: 518
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6194
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6260
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6294
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6425
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v Line: 6599
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "lab62_soc_irq_mapper" for hierarchy "lab62_soc:u0|lab62_soc_irq_mapper:irq_mapper" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 476
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 539
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 602
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller_002" File: C:/Users/ECE385/game6/db/ip/lab62_soc/lab62_soc.v Line: 665
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.05.09:56:48 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ECE385/game6/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[6]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 212
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[7]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 241
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[8]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 270
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[9]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 299
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[10]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 328
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_mob|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[11]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 357
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[8]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 270
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[9]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 299
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[10]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 328
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[11]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 357
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[12]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 386
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[13]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 415
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[14]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 444
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ray_ram:ram_wall|altsyncram:altsyncram_component|altsyncram_bes1:auto_generated|q_b[15]" File: C:/Users/ECE385/game6/db/altsyncram_bes1.tdf Line: 473
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 16 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 22000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./torch/torch.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40320
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bow_0/bow_0.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5775
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bow_1/bow_1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 20196
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bow_2/bow_2.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 23072
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bow_3/bow_3.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 25752
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bow_4/bow_4.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 125760
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bow_5/bow_5.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 60000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./arrow/arrow.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./texture_3/texture_3.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./texture_4/texture_4.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./texture_5/texture_5.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./texture_2/texture_2.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|WideOr6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to adder.lab70.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|WideOr8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to adder.lab71.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|WideOr10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to adder.lab72.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|WideOr11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to adder.lab73.rtl.mif
Info (278001): Inferred 54 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Div0" File: C:/Users/ECE385/game6/wall_color.sv Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Div2" File: C:/Users/ECE385/game6/wall_color.sv Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Div1" File: C:/Users/ECE385/game6/wall_color.sv Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Mult0" File: C:/Users/ECE385/game6/wall_color.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Div4" File: C:/Users/ECE385/game6/wall_color.sv Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Mult3" File: C:/Users/ECE385/game6/wall_color.sv Line: 101
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Mult1" File: C:/Users/ECE385/game6/wall_color.sv Line: 54
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Mult4" File: C:/Users/ECE385/game6/wall_color.sv Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Mult2" File: C:/Users/ECE385/game6/wall_color.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Mult5" File: C:/Users/ECE385/game6/wall_color.sv Line: 103
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|Mult0" File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|Mult0" File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|Mult0" File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|Mult0" File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|Mult0" File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|Mult0" File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|Mult0" File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|Mult0" File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Div3" File: C:/Users/ECE385/game6/wall_color.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|Div5" File: C:/Users/ECE385/game6/wall_color.sv Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div0" File: C:/Users/ECE385/game6/death_color.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div1" File: C:/Users/ECE385/game6/death_color.sv Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div2" File: C:/Users/ECE385/game6/death_color.sv Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div3" File: C:/Users/ECE385/game6/death_color.sv Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div6" File: C:/Users/ECE385/game6/death_color.sv Line: 198
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Mod0" File: C:/Users/ECE385/game6/death_color.sv Line: 251
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div8" File: C:/Users/ECE385/game6/death_color.sv Line: 237
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div7" File: C:/Users/ECE385/game6/death_color.sv Line: 235
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div4" File: C:/Users/ECE385/game6/death_color.sv Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|Div5" File: C:/Users/ECE385/game6/death_color.sv Line: 150
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult4" File: C:/Users/ECE385/game6/raycasting.sv Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult5" File: C:/Users/ECE385/game6/raycasting.sv Line: 52
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult6" File: C:/Users/ECE385/game6/raycasting.sv Line: 57
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult13" File: C:/Users/ECE385/game6/raycasting.sv Line: 73
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult9" File: C:/Users/ECE385/game6/raycasting.sv Line: 62
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult10" File: C:/Users/ECE385/game6/raycasting.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Div0" File: C:/Users/ECE385/game6/raycasting.sv Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult0" File: C:/Users/ECE385/game6/raycasting.sv Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Div1" File: C:/Users/ECE385/game6/raycasting.sv Line: 42
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult1" File: C:/Users/ECE385/game6/raycasting.sv Line: 46
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult2" File: C:/Users/ECE385/game6/raycasting.sv Line: 50
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult3" File: C:/Users/ECE385/game6/raycasting.sv Line: 50
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mult2" File: C:/Users/ECE385/game6/steve.sv Line: 168
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mult3" File: C:/Users/ECE385/game6/steve.sv Line: 168
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult8" File: C:/Users/ECE385/game6/raycasting.sv Line: 61
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult12" File: C:/Users/ECE385/game6/raycasting.sv Line: 72
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|Mult0" File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|Mult1" File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult7" File: C:/Users/ECE385/game6/raycasting.sv Line: 60
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|Mult11" File: C:/Users/ECE385/game6/raycasting.sv Line: 71
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mult0" File: C:/Users/ECE385/game6/steve.sv Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mult1" File: C:/Users/ECE385/game6/steve.sv Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mult4" File: C:/Users/ECE385/game6/steve.sv Line: 239
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|Mult5" File: C:/Users/ECE385/game6/steve.sv Line: 239
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|torch_rom:torch_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "22000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./torch/torch.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hd41.tdf
    Info (12023): Found entity 1: altsyncram_hd41 File: C:/Users/ECE385/game6/db/altsyncram_hd41.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf
    Info (12023): Found entity 1: decode_4j9 File: C:/Users/ECE385/game6/db/decode_4j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m1b.tdf
    Info (12023): Found entity 1: mux_m1b File: C:/Users/ECE385/game6/db/mux_m1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|bow_0_rom:bow_0_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40320"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bow_0/bow_0.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5941.tdf
    Info (12023): Found entity 1: altsyncram_5941 File: C:/Users/ECE385/game6/db/altsyncram_5941.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7j9.tdf
    Info (12023): Found entity 1: decode_7j9 File: C:/Users/ECE385/game6/db/decode_7j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: C:/Users/ECE385/game6/db/mux_p1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|bow_1_rom:bow_1_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5775"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bow_1/bow_1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3841.tdf
    Info (12023): Found entity 1: altsyncram_3841 File: C:/Users/ECE385/game6/db/altsyncram_3841.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|bow_2_rom:bow_2_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "20196"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bow_2/bow_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i941.tdf
    Info (12023): Found entity 1: altsyncram_i941 File: C:/Users/ECE385/game6/db/altsyncram_i941.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|bow_3_rom:bow_3_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "23072"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bow_3/bow_3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j941.tdf
    Info (12023): Found entity 1: altsyncram_j941 File: C:/Users/ECE385/game6/db/altsyncram_j941.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|bow_4_rom:bow_4_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "25752"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bow_4/bow_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p941.tdf
    Info (12023): Found entity 1: altsyncram_p941 File: C:/Users/ECE385/game6/db/altsyncram_p941.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: C:/Users/ECE385/game6/db/decode_5j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o1b.tdf
    Info (12023): Found entity 1: mux_o1b File: C:/Users/ECE385/game6/db/mux_o1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|bow_5_rom:bow_5_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "125760"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bow_5/bow_5.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cb41.tdf
    Info (12023): Found entity 1: altsyncram_cb41 File: C:/Users/ECE385/game6/db/altsyncram_cb41.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qk9.tdf
    Info (12023): Found entity 1: decode_qk9 File: C:/Users/ECE385/game6/db/decode_qk9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf
    Info (12023): Found entity 1: mux_c3b File: C:/Users/ECE385/game6/db/mux_c3b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|arrow_rom:arrow_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "60000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./arrow/arrow.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ae41.tdf
    Info (12023): Found entity 1: altsyncram_ae41 File: C:/Users/ECE385/game6/db/altsyncram_ae41.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/Users/ECE385/game6/db/decode_aj9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf
    Info (12023): Found entity 1: mux_s1b File: C:/Users/ECE385/game6/db/mux_s1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_rom:texture_3_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./texture_3/texture_3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n151.tdf
    Info (12023): Found entity 1: altsyncram_n151 File: C:/Users/ECE385/game6/db/altsyncram_n151.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_rom:texture_4_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./texture_4/texture_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p151.tdf
    Info (12023): Found entity 1: altsyncram_p151 File: C:/Users/ECE385/game6/db/altsyncram_p151.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_rom:texture_5_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./texture_5/texture_5.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r151.tdf
    Info (12023): Found entity 1: altsyncram_r151 File: C:/Users/ECE385/game6/db/altsyncram_r151.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_rom:texture_2_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./texture_2/texture_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l151.tdf
    Info (12023): Found entity 1: altsyncram_l151 File: C:/Users/ECE385/game6/db/altsyncram_l151.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_2_example:txr_0|texture_2_palette:texture_2_palette|altsyncram:WideOr6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "adder.lab70.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jau.tdf
    Info (12023): Found entity 1: altsyncram_jau File: C:/Users/ECE385/game6/db/altsyncram_jau.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_3_example:txr_1|texture_3_palette:texture_3_palette|altsyncram:WideOr8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "adder.lab71.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lau.tdf
    Info (12023): Found entity 1: altsyncram_lau File: C:/Users/ECE385/game6/db/altsyncram_lau.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_4_example:txr_2|texture_4_palette:texture_4_palette|altsyncram:WideOr10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "adder.lab72.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vbu.tdf
    Info (12023): Found entity 1: altsyncram_vbu File: C:/Users/ECE385/game6/db/altsyncram_vbu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0"
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|texture_pack:texture|texture_5_example:txr_3|texture_5_palette:texture_5_palette|altsyncram:WideOr11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "adder.lab73.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1cu.tdf
    Info (12023): Found entity 1: altsyncram_1cu File: C:/Users/ECE385/game6/db/altsyncram_1cu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0" File: C:/Users/ECE385/game6/wall_color.sv Line: 21
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0" with the following parameter: File: C:/Users/ECE385/game6/wall_color.sv Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cvl.tdf
    Info (12023): Found entity 1: lpm_divide_cvl File: C:/Users/ECE385/game6/db/lpm_divide_cvl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/Users/ECE385/game6/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf
    Info (12023): Found entity 1: alt_u_div_6le File: C:/Users/ECE385/game6/db/alt_u_div_6le.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/ECE385/game6/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/ECE385/game6/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2" File: C:/Users/ECE385/game6/wall_color.sv Line: 28
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div2" with the following parameter: File: C:/Users/ECE385/game6/wall_color.sv Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_evl.tdf
    Info (12023): Found entity 1: lpm_divide_evl File: C:/Users/ECE385/game6/db/lpm_divide_evl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: C:/Users/ECE385/game6/db/sign_div_unsign_fnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf
    Info (12023): Found entity 1: alt_u_div_8le File: C:/Users/ECE385/game6/db/alt_u_div_8le.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0" File: C:/Users/ECE385/game6/wall_color.sv Line: 53
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/wall_color.sv Line: 53
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6ms.tdf
    Info (12023): Found entity 1: mult_6ms File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 24
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/torch/torch_example.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/Users/ECE385/game6/db/add_sub_arg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: C:/Users/ECE385/game6/db/add_sub_erg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|torch_example:torch_torch|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 23
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/bow_0/bow_0_example.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: C:/Users/ECE385/game6/db/add_sub_brg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: C:/Users/ECE385/game6/db/add_sub_frg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_0_example:bow0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 23
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/bow_1/bow_1_example.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_1_example:bow1|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0" File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 23
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_2_example:bow2|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/bow_2/bow_2_example.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0" File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 23
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_3_example:bow3|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/bow_3/bow_3_example.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0" File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 23
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_4_example:bow4|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/bow_4/bow_4_example.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 23
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/bow_5/bow_5_example.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf
    Info (12023): Found entity 1: add_sub_crg File: C:/Users/ECE385/game6/db/add_sub_crg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf
    Info (12023): Found entity 1: add_sub_grg File: C:/Users/ECE385/game6/db/add_sub_grg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bow_color:bow|bow_5_example:bow5|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0" File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 24
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|arrow_example:arrow0|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/arrow/arrow_example.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3" File: C:/Users/ECE385/game6/wall_color.sv Line: 33
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3" with the following parameter: File: C:/Users/ECE385/game6/wall_color.sv Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dvl.tdf
    Info (12023): Found entity 1: lpm_divide_dvl File: C:/Users/ECE385/game6/db/lpm_divide_dvl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/ECE385/game6/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf
    Info (12023): Found entity 1: alt_u_div_4le File: C:/Users/ECE385/game6/db/alt_u_div_4le.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5" File: C:/Users/ECE385/game6/wall_color.sv Line: 38
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div5" with the following parameter: File: C:/Users/ECE385/game6/wall_color.sv Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf
    Info (12023): Found entity 1: lpm_divide_9vl File: C:/Users/ECE385/game6/db/lpm_divide_9vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/ECE385/game6/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf
    Info (12023): Found entity 1: alt_u_div_0le File: C:/Users/ECE385/game6/db/alt_u_div_0le.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0" File: C:/Users/ECE385/game6/death_color.sv Line: 53
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0" with the following parameter: File: C:/Users/ECE385/game6/death_color.sv Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: C:/Users/ECE385/game6/db/lpm_divide_8sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/ECE385/game6/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: C:/Users/ECE385/game6/db/alt_u_div_uee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2" File: C:/Users/ECE385/game6/death_color.sv Line: 96
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2" with the following parameter: File: C:/Users/ECE385/game6/death_color.sv Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf
    Info (12023): Found entity 1: lpm_divide_9sl File: C:/Users/ECE385/game6/db/lpm_divide_9sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/ECE385/game6/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf
    Info (12023): Found entity 1: alt_u_div_0fe File: C:/Users/ECE385/game6/db/alt_u_div_0fe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0" File: C:/Users/ECE385/game6/death_color.sv Line: 251
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Mod0" with the following parameter: File: C:/Users/ECE385/game6/death_color.sv Line: 251
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf
    Info (12023): Found entity 1: lpm_divide_bkl File: C:/Users/ECE385/game6/db/lpm_divide_bkl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/ECE385/game6/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_vee.tdf
    Info (12023): Found entity 1: alt_u_div_vee File: C:/Users/ECE385/game6/db/alt_u_div_vee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8" File: C:/Users/ECE385/game6/death_color.sv Line: 237
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div8" with the following parameter: File: C:/Users/ECE385/game6/death_color.sv Line: 237
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_asl.tdf
    Info (12023): Found entity 1: lpm_divide_asl File: C:/Users/ECE385/game6/db/lpm_divide_asl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4" File: C:/Users/ECE385/game6/raycasting.sv Line: 51
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "57"
    Info (12134): Parameter "LPM_WIDTHR" = "57"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vgs.tdf
    Info (12023): Found entity 1: mult_vgs File: C:/Users/ECE385/game6/db/mult_vgs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6" File: C:/Users/ECE385/game6/raycasting.sv Line: 57
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 57
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0" File: C:/Users/ECE385/game6/raycasting.sv Line: 41
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_divide:Div0" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vco.tdf
    Info (12023): Found entity 1: lpm_divide_vco File: C:/Users/ECE385/game6/db/lpm_divide_vco.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/ECE385/game6/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/ECE385/game6/db/alt_u_div_ske.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/ECE385/game6/db/lpm_abs_8b9.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0" File: C:/Users/ECE385/game6/raycasting.sv Line: 45
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 45
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ogs.tdf
    Info (12023): Found entity 1: mult_ogs File: C:/Users/ECE385/game6/db/mult_ogs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2" File: C:/Users/ECE385/game6/raycasting.sv Line: 50
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult2" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 50
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf
    Info (12023): Found entity 1: mult_pgs File: C:/Users/ECE385/game6/db/mult_pgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2" File: C:/Users/ECE385/game6/steve.sv Line: 168
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2" with the following parameter: File: C:/Users/ECE385/game6/steve.sv Line: 168
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8" File: C:/Users/ECE385/game6/raycasting.sv Line: 61
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult8" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1os.tdf
    Info (12023): Found entity 1: mult_1os File: C:/Users/ECE385/game6/db/mult_1os.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0" File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 55
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|mob_behavior:mobs|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/mob_hehavior.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bfs.tdf
    Info (12023): Found entity 1: mult_bfs File: C:/Users/ECE385/game6/db/mult_bfs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7" File: C:/Users/ECE385/game6/raycasting.sv Line: 60
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult7" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "41"
    Info (12134): Parameter "LPM_WIDTHR" = "41"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sns.tdf
    Info (12023): Found entity 1: mult_sns File: C:/Users/ECE385/game6/db/mult_sns.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11" File: C:/Users/ECE385/game6/raycasting.sv Line: 71
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult11" with the following parameter: File: C:/Users/ECE385/game6/raycasting.sv Line: 71
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "41"
    Info (12134): Parameter "LPM_WIDTHR" = "41"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0" File: C:/Users/ECE385/game6/steve.sv Line: 32
Info (12133): Instantiated megafunction "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult0" with the following parameter: File: C:/Users/ECE385/game6/steve.sv Line: 32
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1hs.tdf
    Info (12023): Found entity 1: mult_1hs File: C:/Users/ECE385/game6/db/mult_1hs.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le3a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le5a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le5a[7]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le3a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le5a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le5a[7]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le3a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le5a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le5a[7]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le3a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le5a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le5a[7]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le3a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le5a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le5a[7]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le3a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le5a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le5a[7]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le3a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le4a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le4a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le4a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le4a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le5a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le5a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult5|mult_6ms:auto_generated|le5a[8]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le3a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le4a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le4a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le4a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le4a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le5a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le5a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult2|mult_6ms:auto_generated|le5a[8]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le3a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le4a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le4a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le4a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le4a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le5a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le5a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult4|mult_6ms:auto_generated|le5a[8]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le3a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le4a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le4a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le4a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le4a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le5a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le5a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult1|mult_6ms:auto_generated|le5a[8]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le3a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le4a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le4a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le4a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le4a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le5a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le5a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult3|mult_6ms:auto_generated|le5a[8]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le3a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 40
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le4a[12]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le4a[11]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le4a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le4a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 41
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le5a[10]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le5a[9]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_mult:Mult0|mult_6ms:auto_generated|le5a[8]" File: C:/Users/ECE385/game6/db/mult_6ms.tdf Line: 42
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 90
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|steve:steve0|lpm_mult:Mult2|mult_qgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 90
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10|mult_qgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult10|mult_qgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 90
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9|mult_qgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult9|mult_qgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 90
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13|mult_qgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult13|mult_qgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 90
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_qgs.tdf Line: 90
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5|mult_vgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_vgs.tdf Line: 67
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult5|mult_vgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_vgs.tdf Line: 91
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4|mult_vgs:auto_generated|mac_mult7" File: C:/Users/ECE385/game6/db/mult_vgs.tdf Line: 67
        Warning (14320): Synthesized away node "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|raycasting:raycasting|lpm_mult:Mult4|mult_vgs:auto_generated|mac_out8" File: C:/Users/ECE385/game6/db/mult_vgs.tdf Line: 91
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1380 buffer(s)
    Info (13016): Ignored 72 CARRY_SUM buffer(s)
    Info (13019): Ignored 1308 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/ECE385/game6/lab7.sv Line: 56
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/ECE385/game6/lab7.sv Line: 53
Info (13000): Registers with preset signals will power-up high File: C:/Users/ECE385/game6/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/ECE385/game6/lab7.sv Line: 53
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/ECE385/game6/lab7.sv Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ECE385/game6/lab7.sv Line: 22
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 26
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/ECE385/game6/lab7.sv Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 359 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider|add_sub_2_result_int[0]~6" File: C:/Users/ECE385/game6/db/alt_u_div_6le.tdf Line: 71
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div4|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider|add_sub_3_result_int[0]~8" File: C:/Users/ECE385/game6/db/alt_u_div_6le.tdf Line: 76
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider|add_sub_2_result_int[0]~6" File: C:/Users/ECE385/game6/db/alt_u_div_6le.tdf Line: 71
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div0|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider|add_sub_3_result_int[0]~8" File: C:/Users/ECE385/game6/db/alt_u_div_6le.tdf Line: 76
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|wall_color:wall|lpm_divide:Div3|lpm_divide_dvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_2_result_int[0]~6" File: C:/Users/ECE385/game6/db/alt_u_div_4le.tdf Line: 66
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_4_result_int[0]~8" File: C:/Users/ECE385/game6/db/alt_u_div_uee.tdf Line: 46
    Info (17048): Logic cell "lab62_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|death_color:death|lpm_divide:Div2|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider|add_sub_5_result_int[0]~8" File: C:/Users/ECE385/game6/db/alt_u_div_0fe.tdf Line: 51
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/ECE385/game6/output_files/adder.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/ECE385/game6/lab7.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ECE385/game6/lab7.sv Line: 19
Info (21057): Implemented 28009 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 27340 logic cells
    Info (21064): Implemented 426 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 96 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 5258 megabytes
    Info: Processing ended: Fri May 05 09:59:38 2023
    Info: Elapsed time: 00:04:24
    Info: Total CPU time (on all processors): 00:02:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ECE385/game6/output_files/adder.map.smsg.


