
*** Running vivado
    with args -log design_1_RNG_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RNG_0_2.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_RNG_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacob/Documents/GitHub/452_project/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.cache/ip 
Command: synth_design -top design_1_RNG_0_2 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'design_1_RNG_0_2' is locked:
* IP definition 'RNG (1.0)' for IP 'design_1_RNG_0_2' (customized with software release 2020.2) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1175.570 ; gain = 28.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_RNG_0_2' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ip/design_1_RNG_0_2/synth/design_1_RNG_0_2.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RNG_v1_0' declared at 'c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0.vhd:5' bound to instance 'U0' of component 'RNG_v1_0' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ip/design_1_RNG_0_2/synth/design_1_RNG_0_2.vhd:148]
INFO: [Synth 8-638] synthesizing module 'RNG_v1_0' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RNG_v1_0_S00_AXI' declared at 'c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0_S00_AXI.vhd:5' bound to instance 'RNG_v1_0_S00_AXI_inst' of component 'RNG_v1_0_S00_AXI' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'RNG_v1_0_S00_AXI' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0_S00_AXI.vhd:232]
INFO: [Synth 8-226] default block is never used [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0_S00_AXI.vhd:362]
INFO: [Synth 8-3491] module 'LFSR' declared at 'c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/LFSR.vhd:34' bound to instance 'LFSR_0' of component 'LFSR' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0_S00_AXI.vhd:396]
INFO: [Synth 8-638] synthesizing module 'LFSR' [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/LFSR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (1#1) [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/LFSR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RNG_v1_0_S00_AXI' (2#1) [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'RNG_v1_0' (3#1) [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ipshared/daa1/hdl/RNG_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_RNG_0_2' (4#1) [c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ip/design_1_RNG_0_2/synth/design_1_RNG_0_2.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1234.449 ; gain = 87.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.449 ; gain = 87.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.449 ; gain = 87.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1234.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1338.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1338.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1338.648 ; gain = 191.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1345.828 ; gain = 198.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    19|
|5     |LUT6 |    36|
|6     |FDCE |    13|
|7     |FDPE |    19|
|8     |FDRE |   135|
|9     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.121 ; gain = 101.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.121 ; gain = 206.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1365.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1373.551 ; gain = 226.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.runs/design_1_RNG_0_2_synth_1/design_1_RNG_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP design_1_RNG_0_2: No IP found matching VLNV xilinx.com:user:RNG:1.0
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.runs/design_1_RNG_0_2_synth_1/design_1_RNG_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RNG_0_2_utilization_synth.rpt -pb design_1_RNG_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  9 17:33:31 2023...
