Oh no...

Cycle: 4
RARS instruction number: 2	Instruction: addi x5,x5,240
Expected:	Register Write to Reg: 0x05 Val: 0x0000F0F0
Got     :	Register Write to Reg: 0x05 Val: 0x000000F0
Incorrect write

Cycle: 15
RARS instruction number: 13	Instruction: addi x7,x7,-44
Expected:	Register Write to Reg: 0x07 Val: 0x10010000
Got     :	Register Write to Reg: 0x07 Val: 0xFFFFFFD4
Incorrect write

Cycle: 17
RARS instruction number: 18	Instruction: sw x6,0(x7)
Expected:	Memory Write to Addr: 0x10010000 Val: 0x000000F0
Got     :	Memory Write to Addr: 0x00000000 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


