# TCL File Generated by Component Editor 11.0sp1
# Wed Oct 03 01:18:27 EEST 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | fdata "fdata" v1.0
# | Alexsb 2012.10.03.01:18:27
# | Переход ПДП -> HDL
# | 
# | D:/test/asvm/fdata.v
# | 
# |    ./fdata.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module fdata
# | 
set_module_property DESCRIPTION "Переход ПДП -> HDL"
set_module_property NAME fdata
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR Alexsb
set_module_property DISPLAY_NAME fdata
set_module_property TOP_LEVEL_HDL_FILE fdata.v
set_module_property TOP_LEVEL_HDL_MODULE fdata
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property STATIC_TOP_LEVEL_MODULE_NAME fdata
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file fdata.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point StSource
# | 
add_interface StSource avalon_streaming start
set_interface_property StSource associatedClock clock
set_interface_property StSource associatedReset reset
set_interface_property StSource dataBitsPerSymbol 8
set_interface_property StSource errorDescriptor ""
set_interface_property StSource firstSymbolInHighOrderBits true
set_interface_property StSource maxChannel 0
set_interface_property StSource readyLatency 0

set_interface_property StSource ENABLED true

add_interface_port StSource data data Output 32
add_interface_port StSource ready ready Input 1
add_interface_port StSource valid valid Output 1
add_interface_port StSource sop startofpacket Output 1
add_interface_port StSource eop endofpacket Output 1
add_interface_port StSource empty empty Output 2
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock clockRate 0

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT

set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point exp
# | 
add_interface exp conduit end

set_interface_property exp ENABLED true

add_interface_port exp exp_data export Input 32
add_interface_port exp exp_valid export Input 1
add_interface_port exp exp_empty export Input 2
add_interface_port exp exp_ready export Output 1
add_interface_port exp exp_sop export Input 1
add_interface_port exp exp_eop export Input 1
# | 
# +-----------------------------------
