Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Mon Jul 17 17:58:23 2023
| Host              : DESKTOP-CLUEDBE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               66          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23728)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54263)
5. checking no_input_delay (70)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23728)
----------------------------
 There are 23596 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54263)
----------------------------------------------------
 There are 54263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (70)
-------------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                54335          inf        0.000                      0                54335           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 0.640ns (12.365%)  route 4.533ns (87.635%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.326     4.816    u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X27Y40         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.965 r  u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.207     5.172    u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y40         FDRE                                         r  u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 0.628ns (12.506%)  route 4.390ns (87.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.152     4.643    u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X31Y22         LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     4.780 r  u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.238     5.018    u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X31Y22         FDRE                                         r  u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 0.640ns (13.480%)  route 4.105ns (86.520%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        3.847     4.337    u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X46Y53         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.486 r  u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.258     4.744    u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X46Y54         FDRE                                         r  u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.447ns  (logic 0.580ns (16.814%)  route 2.867ns (83.186%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        2.766     3.257    encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X47Y202        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.346 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.101     3.447    encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X47Y202        FDRE                                         r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.136ns  (logic 0.614ns (19.561%)  route 2.523ns (80.439%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        2.270     2.760    encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X27Y186        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.883 r  encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.253     3.136    encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X27Y186        FDRE                                         r  encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.964ns  (logic 0.641ns (21.607%)  route 2.324ns (78.393%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        2.275     2.765    encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X46Y165        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.915 r  encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.049     2.964    encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X46Y165        FDRE                                         r  encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.285ns  (logic 0.186ns (14.456%)  route 1.099ns (85.544%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        1.084     1.210    encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X46Y165        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.270 r  encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.015     1.285    encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X46Y165        FDRE                                         r  encoder/axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.328ns  (logic 0.176ns (13.241%)  route 1.152ns (86.759%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        1.047     1.173    encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X27Y186        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.223 r  encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.105     1.328    encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X27Y186        FDRE                                         r  encoder/axi_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.522ns  (logic 0.161ns (10.564%)  route 1.361ns (89.436%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        1.330     1.456    encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X47Y202        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.491 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.031     1.522    encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X47Y202        FDRE                                         r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 0.186ns (8.335%)  route 2.043ns (91.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        1.939     2.065    u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X46Y53         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     2.125 r  u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.104     2.229    u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X46Y54         FDRE                                         r  u3_fifo_128_128/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 0.175ns (7.371%)  route 2.197ns (92.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        2.096     2.221    u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X31Y22         LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.049     2.270 r  u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.101     2.371    u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X31Y22         FDRE                                         r  u1_axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 0.186ns (7.592%)  route 2.261ns (92.408%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        2.179     2.305    u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X27Y40         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     2.365 r  u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.082     2.447    u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y40         FDRE                                         r  u2_axi_fifo_256_256/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         54329 Endpoints
Min Delay         54329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_px_reg[5][3][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 0.614ns (6.051%)  route 9.526ns (93.949%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         5.031    10.140    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X49Y35         FDRE                                         r  encoder/u4_encode/f_px_reg[5][3][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_px_reg[5][3][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 0.614ns (6.051%)  route 9.526ns (93.949%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         5.031    10.140    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X49Y35         FDRE                                         r  encoder/u4_encode/f_px_reg[5][3][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_x_reg[5][2][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 0.614ns (6.235%)  route 9.226ns (93.765%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.730     9.839    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X39Y26         FDRE                                         r  encoder/u4_encode/f_x_reg[5][2][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_x_reg[5][2][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 0.614ns (6.235%)  route 9.226ns (93.765%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.730     9.839    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X39Y26         FDRE                                         r  encoder/u4_encode/f_x_reg[5][2][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_px_reg[5][0][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 0.614ns (6.298%)  route 9.128ns (93.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.633     9.742    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X48Y31         FDRE                                         r  encoder/u4_encode/f_px_reg[5][0][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_px_reg[5][0][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 0.614ns (6.298%)  route 9.128ns (93.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.633     9.742    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X48Y31         FDRE                                         r  encoder/u4_encode/f_px_reg[5][0][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_px_reg[5][3][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 0.614ns (6.298%)  route 9.128ns (93.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.633     9.742    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X48Y31         FDRE                                         r  encoder/u4_encode/f_px_reg[5][3][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_px_reg[5][3][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 0.614ns (6.298%)  route 9.128ns (93.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.633     9.742    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X48Y31         FDRE                                         r  encoder/u4_encode/f_px_reg[5][3][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_x_reg[5][1][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 0.614ns (6.303%)  route 9.120ns (93.697%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.624     9.733    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X36Y28         FDRE                                         r  encoder/u4_encode/f_x_reg[5][1][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            encoder/u4_encode/f_x_reg[5][1][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 0.614ns (6.303%)  route 9.120ns (93.697%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3912, routed)        4.495     4.986    encoder/u4_encode/rst_n_IBUF
    SLICE_X25Y43         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.109 r  encoder/u4_encode/f_x[5][0][7]_i_1/O
                         net (fo=180, routed)         4.624     9.733    encoder/u4_encode/f_x[5][0][7]_i_1_n_1
    SLICE_X36Y28         FDRE                                         r  encoder/u4_encode/f_x_reg[5][1][1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[100]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y211        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/C
    SLICE_X46Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[100]
    SLICE_X46Y211        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[100]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[102]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[101]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y219        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[102]/C
    SLICE_X46Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[102]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[101]
    SLICE_X46Y219        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[104]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[103]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[104]/C
    SLICE_X47Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[104]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[103]
    SLICE_X47Y213        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[103]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[110]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[109]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[110]/C
    SLICE_X49Y214        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[110]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[109]
    SLICE_X49Y214        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[113]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[112]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y219        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[113]/C
    SLICE_X48Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[113]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[112]
    SLICE_X48Y219        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[112]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[118]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y217        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/C
    SLICE_X52Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[118]
    SLICE_X52Y217        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[118]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[125]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[124]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y212        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[125]/C
    SLICE_X52Y212        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[125]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[124]
    SLICE_X52Y212        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[136]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[135]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y194        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[136]/C
    SLICE_X47Y194        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[136]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[135]
    SLICE_X47Y194        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[135]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[138]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[137]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y191        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[138]/C
    SLICE_X47Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[138]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[137]
    SLICE_X47Y191        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[137]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[143]/C
                            (rising edge-triggered cell FDRE)
  Destination:            back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[142]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y195        FDRE                         0.000     0.000 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[143]/C
    SLICE_X47Y195        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  encoder/axi_fifo_512_512/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[143]/Q
                         net (fo=1, routed)           0.033     0.072    back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[142]
    SLICE_X47Y195        FDRE                                         r  back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[142]/D
  -------------------------------------------------------------------    -------------------





