<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.t.175.0" title="test" device="iCE40UP5K-CM225I" performance_grade="High-Performance_1.2V" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="i2cslave_asynch_proc_if_top"/>
        <Source name="../source/i2cslave_asynch_proc_if_package.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../source/i2c_slave.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../source/i2cslave_asynch_proc_if.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../source/i2cslave_asynch_proc_if_fifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../source/i2cslave_asynch_proc_if_generic_ram.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../source/i2cslave_asynch_proc_if_top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="i2cslave_asynch_proc_if_top"/>
        </Source>
        <Source name="../sim/i2cslave_asynch_proc_if_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="../sim/i2cslave_asynch_proc_if_tb_package.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="test.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="test1.sty"/>
</RadiantProject>
