INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scath/Desktop/GitHub/Au-Alchitry/project_1/project_1.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module memory_array
INFO: [VRFC 10-311] analyzing module read_pointer
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-311] analyzing module write_pointer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scath/Desktop/GitHub/Au-Alchitry/project_1/project_1.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
