Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 11 23:51:33 2020
| Host         : robuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 268 register/latch pins with no clock driven by root clock pin: clk_div/o_50MHz_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 935 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.520        0.000                      0                  376        0.139        0.000                      0                  376        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.520        0.000                      0                  376        0.139        0.000                      0                  376        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 image_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/color_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.229ns (29.910%)  route 5.223ns (70.090%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  image_rom_address_reg[1]/Q
                         net (fo=233, routed)         2.079     7.690    mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.156     7.846 r  mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[346]_INST_0/O
                         net (fo=2, routed)           0.765     8.611    graphics_top/display_image/spo[346]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.355     8.966 r  graphics_top/display_image/color_reg[0]_i_201/O
                         net (fo=1, routed)           0.544     9.510    graphics_top/display_image/color_reg[0]_i_201_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.634 r  graphics_top/display_image/color_reg[0]_i_97/O
                         net (fo=1, routed)           0.000     9.634    graphics_top/display_image/color_reg[0]_i_97_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.851 r  graphics_top/display_image/color_reg_reg[0]_i_45/O
                         net (fo=1, routed)           0.000     9.851    graphics_top/display_image/color_reg_reg[0]_i_45_n_0
    SLICE_X9Y1           MUXF8 (Prop_muxf8_I1_O)      0.094     9.945 r  graphics_top/display_image/color_reg_reg[0]_i_14/O
                         net (fo=1, routed)           1.040    10.985    graphics_top/display_image/color_reg_reg[0]_i_14_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I1_O)        0.316    11.301 r  graphics_top/display_image/color_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    11.301    graphics_top/display_image/color_reg[0]_i_6_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.212    11.513 r  graphics_top/display_image/color_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.795    12.308    graphics_top/display_image/color_reg_reg[0]_i_2_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.299    12.607 r  graphics_top/display_image/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.607    graphics_top/display_image/color_reg0
    SLICE_X3Y8           FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.518    14.859    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_D)        0.029    15.127    graphics_top/display_image/color_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 btnR_deb/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.210ns (20.997%)  route 4.553ns (79.003%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.627     5.148    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  btnR_deb/sync_1_reg/Q
                         net (fo=1, routed)           0.640     6.244    btnR_deb/sync_1_reg_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  btnR_deb/count[0]_i_1__0/O
                         net (fo=18, routed)          1.028     7.396    btnR_deb/count[0]_i_1__0_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.520 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.996     8.516    btnR_deb/o_state_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.152     8.668 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           1.120     9.788    btnR_deb/o_state_reg_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.354    10.142 r  btnR_deb/image_rom_address[2]_i_1/O
                         net (fo=1, routed)           0.769    10.911    btnR_deb_n_1
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)       -0.263    14.831    image_rom_address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 btnR_deb/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.210ns (22.662%)  route 4.129ns (77.338%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.627     5.148    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  btnR_deb/sync_1_reg/Q
                         net (fo=1, routed)           0.640     6.244    btnR_deb/sync_1_reg_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  btnR_deb/count[0]_i_1__0/O
                         net (fo=18, routed)          1.028     7.396    btnR_deb/count[0]_i_1__0_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.520 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.996     8.516    btnR_deb/o_state_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.152     8.668 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.820     9.488    btnL_deb/image_rom_address_reg[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.354     9.842 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.645    10.487    btnL_deb_n_1
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.407    14.687    image_rom_address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 btnR_deb/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.210ns (22.662%)  route 4.129ns (77.338%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.627     5.148    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  btnR_deb/sync_1_reg/Q
                         net (fo=1, routed)           0.640     6.244    btnR_deb/sync_1_reg_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  btnR_deb/count[0]_i_1__0/O
                         net (fo=18, routed)          1.028     7.396    btnR_deb/count[0]_i_1__0_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.520 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.996     8.516    btnR_deb/o_state_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.152     8.668 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.820     9.488    btnL_deb/image_rom_address_reg[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.354     9.842 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.645    10.487    btnL_deb_n_1
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.407    14.687    image_rom_address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 btnR_deb/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.210ns (22.662%)  route 4.129ns (77.338%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.627     5.148    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  btnR_deb/sync_1_reg/Q
                         net (fo=1, routed)           0.640     6.244    btnR_deb/sync_1_reg_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  btnR_deb/count[0]_i_1__0/O
                         net (fo=18, routed)          1.028     7.396    btnR_deb/count[0]_i_1__0_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.520 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.996     8.516    btnR_deb/o_state_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.152     8.668 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.820     9.488    btnL_deb/image_rom_address_reg[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.354     9.842 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.645    10.487    btnL_deb_n_1
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.407    14.687    image_rom_address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 btnR_deb/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.210ns (22.662%)  route 4.129ns (77.338%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.627     5.148    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  btnR_deb/sync_1_reg/Q
                         net (fo=1, routed)           0.640     6.244    btnR_deb/sync_1_reg_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  btnR_deb/count[0]_i_1__0/O
                         net (fo=18, routed)          1.028     7.396    btnR_deb/count[0]_i_1__0_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.520 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.996     8.516    btnR_deb/o_state_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.152     8.668 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.820     9.488    btnL_deb/image_rom_address_reg[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.354     9.842 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.645    10.487    btnL_deb_n_1
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.407    14.687    image_rom_address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 btnR_deb/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.182ns (21.546%)  route 4.304ns (78.454%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.627     5.148    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  btnR_deb/sync_1_reg/Q
                         net (fo=1, routed)           0.640     6.244    btnR_deb/sync_1_reg_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  btnR_deb/count[0]_i_1__0/O
                         net (fo=18, routed)          1.028     7.396    btnR_deb/count[0]_i_1__0_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.520 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.996     8.516    btnR_deb/o_state_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.152     8.668 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           1.120     9.788    btnR_deb/o_state_reg_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.326    10.114 r  btnR_deb/image_rom_address[3]_i_3/O
                         net (fo=1, routed)           0.520    10.634    p_2_in[3]
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  image_rom_address_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)       -0.058    15.036    image_rom_address_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.044ns (22.070%)  route 3.686ns (77.930%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    ss_display/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  ss_display/prescaler_reg[15]/Q
                         net (fo=2, routed)           0.856     6.461    ss_display/prescaler[15]
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  ss_display/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.295     6.880    ss_display/prescaler[0]_i_6_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  ss_display/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.790     7.794    ss_display/prescaler[0]_i_4_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.918 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.824     8.742    ss_display/prescaler[0]_i_2_n_0
    SLICE_X47Y6          LUT2 (Prop_lut2_I0_O)        0.154     8.896 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          0.922     9.818    ss_display/digit_data_0
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.447    14.788    ss_display/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[13]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.727    14.325    ss_display/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.044ns (22.070%)  route 3.686ns (77.930%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    ss_display/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  ss_display/prescaler_reg[15]/Q
                         net (fo=2, routed)           0.856     6.461    ss_display/prescaler[15]
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  ss_display/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.295     6.880    ss_display/prescaler[0]_i_6_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  ss_display/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.790     7.794    ss_display/prescaler[0]_i_4_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.918 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.824     8.742    ss_display/prescaler[0]_i_2_n_0
    SLICE_X47Y6          LUT2 (Prop_lut2_I0_O)        0.154     8.896 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          0.922     9.818    ss_display/digit_data_0
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.447    14.788    ss_display/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[14]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.727    14.325    ss_display/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.044ns (22.070%)  route 3.686ns (77.930%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    ss_display/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  ss_display/prescaler_reg[15]/Q
                         net (fo=2, routed)           0.856     6.461    ss_display/prescaler[15]
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  ss_display/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.295     6.880    ss_display/prescaler[0]_i_6_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  ss_display/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.790     7.794    ss_display/prescaler[0]_i_4_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.918 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.824     8.742    ss_display/prescaler[0]_i_2_n_0
    SLICE_X47Y6          LUT2 (Prop_lut2_I0_O)        0.154     8.896 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          0.922     9.818    ss_display/digit_data_0
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.447    14.788    ss_display/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  ss_display/prescaler_reg[15]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.727    14.325    ss_display/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.592     1.475    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  graphics_top/display_borders/o_rgb_reg[3]/Q
                         net (fo=1, routed)           0.058     1.674    graphics_top/display_borders/o_rgb[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     1.719 r  graphics_top/display_borders/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.719    graphics_top/display_borders_n_5
    SLICE_X0Y12          FDRE                                         r  graphics_top/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     1.989    graphics_top/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  graphics_top/rgb_reg_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.092     1.580    graphics_top/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.592     1.475    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  graphics_top/display_borders/o_rgb_reg[11]/Q
                         net (fo=1, routed)           0.058     1.675    graphics_top/display_borders/o_rgb[11]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     1.720 r  graphics_top/display_borders/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.720    graphics_top/display_borders_n_1
    SLICE_X0Y12          FDRE                                         r  graphics_top/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     1.989    graphics_top/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  graphics_top/rgb_reg_reg[11]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.091     1.579    graphics_top/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reset_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    reset_deb/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  reset_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.117     1.703    reset_deb/sync_0_reg_n_0
    SLICE_X8Y15          FDRE                                         r  reset_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.830     1.957    reset_deb/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  reset_deb/sync_1_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.059     1.538    reset_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btnR_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnR_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.588     1.471    btnR_deb/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  btnR_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  btnR_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.106     1.718    btnR_deb/sync_0_reg_n_0
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.857     1.984    btnR_deb/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btnR_deb/sync_1_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.066     1.551    btnR_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 btnL_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnL_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.589     1.472    btnL_deb/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btnL_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btnL_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.103     1.716    btnL_deb/sync_0
    SLICE_X2Y16          FDRE                                         r  btnL_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.859     1.986    btnL_deb/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  btnL_deb/sync_1_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.059     1.546    btnL_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 btnU_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnU_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.590     1.473    btnU_deb/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  btnU_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  btnU_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.106     1.720    btnU_deb/sync_0_reg_n_0
    SLICE_X2Y16          FDRE                                         r  btnU_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.859     1.986    btnU_deb/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  btnU_deb/sync_1_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.052     1.539    btnU_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.406%)  route 0.119ns (38.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.591     1.474    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/vga_timing_handler/h_count_reg[3]/Q
                         net (fo=6, routed)           0.119     1.734    graphics_top/vga_timing_handler/h_count_reg[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.048     1.782 r  graphics_top/vga_timing_handler/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.782    graphics_top/vga_timing_handler/h_count[4]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     1.989    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.107     1.594    graphics_top/vga_timing_handler/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/o_image_on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.277%)  route 0.139ns (42.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.593     1.476    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  graphics_top/vga_timing_handler/h_count_reg[8]/Q
                         net (fo=22, routed)          0.139     1.756    graphics_top/vga_timing_handler/h_count_reg[8]
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  graphics_top/vga_timing_handler/o_image_on_i_1/O
                         net (fo=1, routed)           0.000     1.801    graphics_top/display_image/o_image_on_reg_0
    SLICE_X2Y11          FDRE                                         r  graphics_top/display_image/o_image_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.864     1.991    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  graphics_top/display_image/o_image_on_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121     1.610    graphics_top/display_image/o_image_on_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.591     1.474    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/vga_timing_handler/h_count_reg[2]/Q
                         net (fo=7, routed)           0.120     1.735    graphics_top/vga_timing_handler/h_count_reg[2]
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  graphics_top/vga_timing_handler/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    graphics_top/vga_timing_handler/p_0_in__0[3]
    SLICE_X4Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     1.989    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.091     1.578    graphics_top/vga_timing_handler/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_div/pix_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/pix_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.591     1.474    clk_div/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  clk_div/pix_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  clk_div/pix_cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.705    clk_div/pix_cnt[14]
    SLICE_X2Y13          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.854 r  clk_div/pix_cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    clk_div/pix_cnt_reg[15]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  clk_div/pix_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.861     1.988    clk_div/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  clk_div/pix_cnt_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    clk_div/pix_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    btnL_deb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    btnL_deb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    btnL_deb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    btnL_deb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    btnL_deb/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    btnL_deb/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    btnL_deb/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    btnL_deb/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    btnL_deb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/o_50MHz_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    ss_display/prescaler_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    ss_display/prescaler_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    ss_display/prescaler_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    ss_display/prescaler_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    ss_display/prescaler_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    ss_display/prescaler_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    ss_display/prescaler_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    ss_display/prescaler_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    ss_display/prescaler_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    btnL_deb/o_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    btnL_deb/o_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    btnL_deb/sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    btnL_deb/sync_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    btnL_deb/sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnR_deb/count_reg[10]/C



