\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{_free_r_t_o_s_config_8h_source}{Free\+RTOSConfig.\+h}} }{\pageref{_free_r_t_o_s_config_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for \doxylink{main_8c}{main.\+c} file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__conf_8h_source}{stm32f4xx\+\_\+hal\+\_\+conf.\+h}} }{\pageref{stm32f4xx__hal__conf_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{admin_8c}{admin.\+c}} \\*Bestaat uit 3 onderdelen\+: ~\newline
 Deel 1. {\bfseries{Initialisatieoutput naar uart en lcd-\/scherm}}.~\newline
 Deel 2. De functies voor de {\bfseries{initialisatie van de handles}}. ~\newline
 Deel 3. De functies voor opzet en {\bfseries{handling van tasks}}. Dit deel bevat de functies die tasks aanmaakt Ã©n hulpfuncties voor tasks.~\newline
 {\bfseries{Demonstreert\+: os\+Thread\+New(), v\+Task\+Suspend\+All(), x\+Task\+Resume\+All(), ux\+Task\+Get\+Stack\+High\+Water\+Mark(), v\+Task\+Priority\+Set() en c-\/stuff als array-\/handling, structures,}} en let op\+: het gebruiken van specifieke structure-\/members binnen andere structures, zie tasks\mbox{[}\mbox{]}!~\newline
 }{\pageref{admin_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{admin_8h}{admin.\+h}} \\*Bevat de defines \& externals voor deze applicatie }{\pageref{admin_8h}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{_a_r_m__keys_8c}{ARM\+\_\+keys.\+c}} \\*Behandelt de communicatie met de ARM-\/toetsjes met\+: Eventgroups, Task\+Notify, Interrupt-\/handling.~\newline
 {\bfseries{Demonstreert\+: x\+Event\+Group\+Wait\+Bits(), x\+Task\+Get\+Handle(), x\+Task\+Notify(), x\+Task\+Notify\+Wait(),x\+Semaphoregive(), x\+Semaphore\+Take(). }}~\newline
 }{\pageref{_a_r_m__keys_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{dataretention_8c}{dataretention.\+c}} \\*Onthoudt en slaat de vorige waypoints op, om deze daarna uit te printen op de terminal }{\pageref{dataretention_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{gps_8c}{gps.\+c}} \\*Behandelt de gps input-\/strings (NMEA-\/protocol) van UART1.~\newline
 {\bfseries{Demonstreert\+: x\+Message\+Buffer\+Read() }}~\newline
 Aan UART1 is een interrupt gekoppeld (zie \doxylink{main_8c}{main.\+c}\+: \doxylink{group___u_a_r_t___exported___functions___group2_gae494a9643f29b87d6d81e5264e60e57b}{HAL\+\_\+\+UART\+\_\+\+Rx\+Cplt\+Callback()}, die de inkomende string op een messagebuffer zet, die we hier uitlezen en verwerken.~\newline
 }{\pageref{gps_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{gps_8h_source}{gps.\+h}} }{\pageref{gps_8h_source}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{ledjes_8c}{ledjes.\+c}} \\*Laat de werking van mutexes en tasknotification zien.~\newline
 {\bfseries{Demonstreert\+: , x\+Semaphore\+Take(), x\+Semaphore\+Give(), x\+Task\+Notify\+Give(), ul\+Task\+Notify\+Take(), task\+YIELD().}}~\newline
 }{\pageref{ledjes_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{route_8c}{route.\+c}} \\*Functies rondom waypoints\+: controleren, opslaan en uitlezen van GPS-\/data }{\pageref{route_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{route__performer_8c}{route\+\_\+performer.\+c}} \\*Berekent de verschillen tussen de huidige locatie en de waypoint. Dit doet hij met het verschil tussen de lon en lat en de heading te berekenen }{\pageref{route__performer_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{student_8c}{student.\+c}} \\*Hier kunnen studenten hun eigen tasks aanmaken }{\pageref{student_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{_tactile_feedback_8c}{Tactile\+Feedback.\+c}} \\*De functies voor het aansturen van de L298N dual H-\/bridge driver. En de functies voor de besturing van de motors }{\pageref{_tactile_feedback_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{_u_a_r_t__keys_8c}{UART\+\_\+keys.\+c}} \\*Behandelt de communicatie met de UART.~\newline
 {\bfseries{Demonstreert\+: IRQ-\/handling, queue-\/handling, tasknotifcation, string-\/handling (strtok, pointers).}}~\newline
 Aan de UART is een interrupt gekoppeld, waarvan de ISR (zie\+: \doxylink{group___u_a_r_t___exported___functions___group2_gae494a9643f29b87d6d81e5264e60e57b}{HAL\+\_\+\+UART\+\_\+\+Rx\+Cplt\+Callback()}) in \doxylink{main_8c}{main.\+c} gegenereerd is. Elke toets (character), die in een terminalprogramma ingedrukt wordt, wordt in de ISR in een queue gezet.~\newline
 De task \doxylink{_u_a_r_t__keys_8c_a2f8c9b40e09f1da12285de5c47e13856}{UART\+\_\+keys\+\_\+\+IRQ()} leest de queue uit nadat het LINEFEED-\/character is gevonden (nadat ENTER gedrukt is). De task leest de queue uit en vult een eigen buffer. Deze buffer wordt via Task\+Notify doorgestuurd naar de task die deze buffer interpreteert\+: \doxylink{_u_a_r_t__keys_8c_a54d4ec6474d826f35cbf28a391cc68a0}{UART\+\_\+menu()} }{\pageref{_u_a_r_t__keys_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{ultrasonic_8c}{ultrasonic.\+c}} \\*Functies voor het\+: }{\pageref{ultrasonic_8c}}{}
\item\contentsline{section}{Core/\+My\+App/\+App/\mbox{\hyperlink{ultrasonic_8h}{ultrasonic.\+h}} \\*Bestand voor definities/externals van ultrasoninc.\+c }{\pageref{ultrasonic_8h}}{}
\item\contentsline{section}{Core/\+My\+App/\+Ports/\mbox{\hyperlink{buzzer_8h_source}{buzzer.\+h}} }{\pageref{buzzer_8h_source}}{}
\item\contentsline{section}{Core/\+My\+App/\+Ports/\mbox{\hyperlink{keys_8h_source}{keys.\+h}} }{\pageref{keys_8h_source}}{}
\item\contentsline{section}{Core/\+My\+App/\+Ports/\mbox{\hyperlink{lcd_8h_source}{lcd.\+h}} }{\pageref{lcd_8h_source}}{}
\item\contentsline{section}{Core/\+My\+App/\+Ports/\mbox{\hyperlink{leds_8h_source}{leds.\+h}} }{\pageref{leds_8h_source}}{}
\item\contentsline{section}{Core/\+My\+App/\+Ports/\mbox{\hyperlink{uart_8h_source}{uart.\+h}} }{\pageref{uart_8h_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\+: Main program body }{\pageref{main_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__msp_8c}{stm32f4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32f4xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__timebase__tim_8c}{stm32f4xx\+\_\+hal\+\_\+timebase\+\_\+tim.\+c}} \\*HAL time base based on the hardware TIM }{\pageref{stm32f4xx__hal__timebase__tim_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*STM32\+Cube\+IDE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*STM32\+Cube\+IDE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}} \\*CMSIS STM32\+F407xx Device Peripheral Access Layer Header File }{\pageref{stm32f407xx_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*CMSIS STM32\+F4xx Device Peripheral Access Layer Header File }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device System Source File for STM32\+F4xx devices }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cachel1__armv7_8h_source}{cachel1\+\_\+armv7.\+h}} }{\pageref{cachel1__armv7_8h_source}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__armcc_8h}{cmsis\+\_\+armcc.\+h}} \\*CMSIS compiler ARMCC (Arm Compiler 5) header file }{\pageref{cmsis__armcc_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__armclang_8h}{cmsis\+\_\+armclang.\+h}} \\*CMSIS compiler armclang (Arm Compiler 6) header file }{\pageref{cmsis__armclang_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__armclang__ltm_8h}{cmsis\+\_\+armclang\+\_\+ltm.\+h}} \\*CMSIS compiler armclang (Arm Compiler 6) header file }{\pageref{cmsis__armclang__ltm_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\+\_\+compiler.\+h}} \\*CMSIS compiler generic header file }{\pageref{cmsis__compiler_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*CMSIS compiler GCC header file }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__iccarm_8h}{cmsis\+\_\+iccarm.\+h}} \\*CMSIS compiler ICCARM (IAR Compiler for Arm) header file }{\pageref{cmsis__iccarm_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{cmsis__version_8h}{cmsis\+\_\+version.\+h}} \\*CMSIS Core(\+M) Version definitions }{\pageref{cmsis__version_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}} \\*CMSIS Armv8.\+1-\/M Mainline Core Peripheral Access Layer Header File }{\pageref{core__armv81mml_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}} \\*CMSIS Armv8-\/M Baseline Core Peripheral Access Layer Header File }{\pageref{core__armv8mbl_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}} \\*CMSIS Armv8-\/M Mainline Core Peripheral Access Layer Header File }{\pageref{core__armv8mml_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}} \\*CMSIS Cortex-\/\+M0 Core Peripheral Access Layer Header File }{\pageref{core__cm0_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}} \\*CMSIS Cortex-\/\+M0+ Core Peripheral Access Layer Header File }{\pageref{core__cm0plus_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}} \\*CMSIS Cortex-\/\+M1 Core Peripheral Access Layer Header File }{\pageref{core__cm1_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}} \\*CMSIS Cortex-\/\+M23 Core Peripheral Access Layer Header File }{\pageref{core__cm23_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*CMSIS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}} \\*CMSIS Cortex-\/\+M33 Core Peripheral Access Layer Header File }{\pageref{core__cm33_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}} \\*CMSIS Cortex-\/\+M35P Core Peripheral Access Layer Header File }{\pageref{core__cm35p_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}} \\*CMSIS Cortex-\/\+M55 Core Peripheral Access Layer Header File }{\pageref{core__cm55_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}} \\*CMSIS Cortex-\/\+M7 Core Peripheral Access Layer Header File }{\pageref{core__cm7_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}} \\*CMSIS Cortex-\/\+M85 Core Peripheral Access Layer Header File }{\pageref{core__cm85_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}} \\*CMSIS SC000 Core Peripheral Access Layer Header File }{\pageref{core__sc000_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}} \\*CMSIS SC300 Core Peripheral Access Layer Header File }{\pageref{core__sc300_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__starmc1_8h}{core\+\_\+starmc1.\+h}} \\*CMSIS Arm\+China STAR-\/\+MC1 Core Peripheral Access Layer Header File }{\pageref{core__starmc1_8h}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{mpu__armv7_8h_source}{mpu\+\_\+armv7.\+h}} }{\pageref{mpu__armv7_8h_source}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{mpu__armv8_8h_source}{mpu\+\_\+armv8.\+h}} }{\pageref{mpu__armv8_8h_source}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{pac__armv81_8h_source}{pac\+\_\+armv81.\+h}} }{\pageref{pac__armv81_8h_source}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{pmu__armv8_8h_source}{pmu\+\_\+armv8.\+h}} }{\pageref{pmu__armv8_8h_source}}{}
\item\contentsline{section}{Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{tz__context_8h_source}{tz\+\_\+context.\+h}} }{\pageref{tz__context_8h_source}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\+\_\+hal.\+h}} \\*This file contains all the functions prototypes for the HAL module driver }{\pageref{stm32f4xx__hal_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__cortex_8h}{stm32f4xx\+\_\+hal\+\_\+cortex.\+h}} \\*Header file of CORTEX HAL module }{\pageref{stm32f4xx__hal__cortex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\+\_\+hal\+\_\+def.\+h}} \\*This file contains HAL common defines, enumeration, macros and structures definitions }{\pageref{stm32f4xx__hal__def_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__dma_8h}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}} \\*Header file of DMA HAL module }{\pageref{stm32f4xx__hal__dma_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8h}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h}} \\*Header file of DMA HAL extension module }{\pageref{stm32f4xx__hal__dma__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__exti_8h}{stm32f4xx\+\_\+hal\+\_\+exti.\+h}} \\*Header file of EXTI HAL module }{\pageref{stm32f4xx__hal__exti_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash_8h}{stm32f4xx\+\_\+hal\+\_\+flash.\+h}} \\*Header file of FLASH HAL module }{\pageref{stm32f4xx__hal__flash_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8h}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}} \\*Header file of FLASH HAL Extension module }{\pageref{stm32f4xx__hal__flash__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8h}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+h}} \\*Header file of FLASH RAMFUNC driver }{\pageref{stm32f4xx__hal__flash__ramfunc_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__gpio_8h}{stm32f4xx\+\_\+hal\+\_\+gpio.\+h}} \\*Header file of GPIO HAL module }{\pageref{stm32f4xx__hal__gpio_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__gpio__ex_8h}{stm32f4xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h}} \\*Header file of GPIO HAL Extension module }{\pageref{stm32f4xx__hal__gpio__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__hcd_8h}{stm32f4xx\+\_\+hal\+\_\+hcd.\+h}} \\*Header file of HCD HAL module }{\pageref{stm32f4xx__hal__hcd_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2c_8h}{stm32f4xx\+\_\+hal\+\_\+i2c.\+h}} \\*Header file of I2C HAL module }{\pageref{stm32f4xx__hal__i2c_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2c__ex_8h}{stm32f4xx\+\_\+hal\+\_\+i2c\+\_\+ex.\+h}} \\*Header file of I2C HAL Extension module }{\pageref{stm32f4xx__hal__i2c__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2s_8h}{stm32f4xx\+\_\+hal\+\_\+i2s.\+h}} \\*Header file of I2S HAL module }{\pageref{stm32f4xx__hal__i2s_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2s__ex_8h}{stm32f4xx\+\_\+hal\+\_\+i2s\+\_\+ex.\+h}} \\*Header file of I2S HAL module }{\pageref{stm32f4xx__hal__i2s__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr_8h}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}} \\*Header file of PWR HAL module }{\pageref{stm32f4xx__hal__pwr_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}} \\*Header file of PWR HAL Extension module }{\pageref{stm32f4xx__hal__pwr__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}} \\*Header file of RCC HAL module }{\pageref{stm32f4xx__hal__rcc_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}} \\*Header file of RCC HAL Extension module }{\pageref{stm32f4xx__hal__rcc__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__spi_8h}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}} \\*Header file of SPI HAL module }{\pageref{stm32f4xx__hal__spi_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}} \\*Header file of TIM HAL module }{\pageref{stm32f4xx__hal__tim_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}} \\*Header file of TIM HAL Extended module }{\pageref{stm32f4xx__hal__tim__ex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__uart_8h}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}} \\*Header file of UART HAL module }{\pageref{stm32f4xx__hal__uart_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__bus_8h}{stm32f4xx\+\_\+ll\+\_\+bus.\+h}} \\*Header file of BUS LL module }{\pageref{stm32f4xx__ll__bus_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__cortex_8h}{stm32f4xx\+\_\+ll\+\_\+cortex.\+h}} \\*Header file of CORTEX LL module }{\pageref{stm32f4xx__ll__cortex_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__dma_8h}{stm32f4xx\+\_\+ll\+\_\+dma.\+h}} \\*Header file of DMA LL module }{\pageref{stm32f4xx__ll__dma_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__exti_8h}{stm32f4xx\+\_\+ll\+\_\+exti.\+h}} \\*Header file of EXTI LL module }{\pageref{stm32f4xx__ll__exti_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__gpio_8h}{stm32f4xx\+\_\+ll\+\_\+gpio.\+h}} \\*Header file of GPIO LL module }{\pageref{stm32f4xx__ll__gpio_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__i2c_8h}{stm32f4xx\+\_\+ll\+\_\+i2c.\+h}} \\*Header file of I2C LL module }{\pageref{stm32f4xx__ll__i2c_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__pwr_8h}{stm32f4xx\+\_\+ll\+\_\+pwr.\+h}} \\*Header file of PWR LL module }{\pageref{stm32f4xx__ll__pwr_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{stm32f4xx\+\_\+ll\+\_\+rcc.\+h}} \\*Header file of RCC LL module }{\pageref{stm32f4xx__ll__rcc_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__spi_8h}{stm32f4xx\+\_\+ll\+\_\+spi.\+h}} \\*Header file of SPI LL module }{\pageref{stm32f4xx__ll__spi_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__system_8h}{stm32f4xx\+\_\+ll\+\_\+system.\+h}} \\*Header file of SYSTEM LL module }{\pageref{stm32f4xx__ll__system_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__tim_8h}{stm32f4xx\+\_\+ll\+\_\+tim.\+h}} \\*Header file of TIM LL module }{\pageref{stm32f4xx__ll__tim_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__usart_8h}{stm32f4xx\+\_\+ll\+\_\+usart.\+h}} \\*Header file of USART LL module }{\pageref{stm32f4xx__ll__usart_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__usb_8h}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}} \\*Header file of USB Low Layer HAL module }{\pageref{stm32f4xx__ll__usb_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__utils_8h}{stm32f4xx\+\_\+ll\+\_\+utils.\+h}} \\*Header file of UTILS LL module }{\pageref{stm32f4xx__ll__utils_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\+Legacy/\mbox{\hyperlink{stm32__hal__legacy_8h}{stm32\+\_\+hal\+\_\+legacy.\+h}} \\*This file contains aliases definition for the STM32\+Cube HAL constants macros and functions maintained for legacy purpose }{\pageref{stm32__hal__legacy_8h}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal_8c}{stm32f4xx\+\_\+hal.\+c}} \\*HAL module driver. This is the common part of the HAL initialization }{\pageref{stm32f4xx__hal_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__cortex_8c}{stm32f4xx\+\_\+hal\+\_\+cortex.\+c}} \\*CORTEX HAL module driver. This file provides firmware functions to manage the following functionalities of the CORTEX\+: }{\pageref{stm32f4xx__hal__cortex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__dma_8c}{stm32f4xx\+\_\+hal\+\_\+dma.\+c}} \\*DMA HAL module driver }{\pageref{stm32f4xx__hal__dma_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8c}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+c}} \\*DMA Extension HAL module driver This file provides firmware functions to manage the following functionalities of the DMA Extension peripheral\+: }{\pageref{stm32f4xx__hal__dma__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__exti_8c}{stm32f4xx\+\_\+hal\+\_\+exti.\+c}} \\*EXTI HAL module driver. This file provides firmware functions to manage the following functionalities of the Extended Interrupts and events controller (EXTI) peripheral\+: }{\pageref{stm32f4xx__hal__exti_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash_8c}{stm32f4xx\+\_\+hal\+\_\+flash.\+c}} \\*FLASH HAL module driver. This file provides firmware functions to manage the following functionalities of the internal FLASH memory\+: }{\pageref{stm32f4xx__hal__flash_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8c}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+c}} \\*Extended FLASH HAL module driver. This file provides firmware functions to manage the following functionalities of the FLASH extension peripheral\+: }{\pageref{stm32f4xx__hal__flash__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8c}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+c}} \\*FLASH RAMFUNC module driver. This file provides a FLASH firmware functions which should be executed from internal SRAM }{\pageref{stm32f4xx__hal__flash__ramfunc_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__gpio_8c}{stm32f4xx\+\_\+hal\+\_\+gpio.\+c}} \\*GPIO HAL module driver. This file provides firmware functions to manage the following functionalities of the General Purpose Input/\+Output (GPIO) peripheral\+: }{\pageref{stm32f4xx__hal__gpio_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__hcd_8c}{stm32f4xx\+\_\+hal\+\_\+hcd.\+c}} \\*HCD HAL module driver. This file provides firmware functions to manage the following functionalities of the USB Peripheral Controller\+: }{\pageref{stm32f4xx__hal__hcd_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__i2c_8c}{stm32f4xx\+\_\+hal\+\_\+i2c.\+c}} \\*I2C HAL module driver. This file provides firmware functions to manage the following functionalities of the Inter Integrated Circuit (I2C) peripheral\+: }{\pageref{stm32f4xx__hal__i2c_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__i2c__ex_8c}{stm32f4xx\+\_\+hal\+\_\+i2c\+\_\+ex.\+c}} \\*I2C Extension HAL module driver. This file provides firmware functions to manage the following functionalities of I2C extension peripheral\+: }{\pageref{stm32f4xx__hal__i2c__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__i2s_8c}{stm32f4xx\+\_\+hal\+\_\+i2s.\+c}} \\*I2S HAL module driver. This file provides firmware functions to manage the following functionalities of the Integrated Interchip Sound (I2S) peripheral\+: }{\pageref{stm32f4xx__hal__i2s_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__i2s__ex_8c}{stm32f4xx\+\_\+hal\+\_\+i2s\+\_\+ex.\+c}} \\*I2S HAL module driver. This file provides firmware functions to manage the following functionalities of I2S extension peripheral\+: }{\pageref{stm32f4xx__hal__i2s__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__pwr_8c}{stm32f4xx\+\_\+hal\+\_\+pwr.\+c}} \\*PWR HAL module driver. This file provides firmware functions to manage the following functionalities of the Power Controller (PWR) peripheral\+: }{\pageref{stm32f4xx__hal__pwr_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8c}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+c}} \\*Extended PWR HAL module driver. This file provides firmware functions to manage the following functionalities of PWR extension peripheral\+: }{\pageref{stm32f4xx__hal__pwr__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__rcc_8c}{stm32f4xx\+\_\+hal\+\_\+rcc.\+c}} \\*RCC HAL module driver. This file provides firmware functions to manage the following functionalities of the Reset and Clock Control (RCC) peripheral\+: }{\pageref{stm32f4xx__hal__rcc_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8c}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+c}} \\*Extension RCC HAL module driver. This file provides firmware functions to manage the following functionalities RCC extension peripheral\+: }{\pageref{stm32f4xx__hal__rcc__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__spi_8c}{stm32f4xx\+\_\+hal\+\_\+spi.\+c}} \\*SPI HAL module driver. This file provides firmware functions to manage the following functionalities of the Serial Peripheral Interface (SPI) peripheral\+: }{\pageref{stm32f4xx__hal__spi_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__tim_8c}{stm32f4xx\+\_\+hal\+\_\+tim.\+c}} \\*TIM HAL module driver. This file provides firmware functions to manage the following functionalities of the Timer (TIM) peripheral\+: }{\pageref{stm32f4xx__hal__tim_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8c}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+c}} \\*TIM HAL module driver. This file provides firmware functions to manage the following functionalities of the Timer Extended peripheral\+: }{\pageref{stm32f4xx__hal__tim__ex_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__uart_8c}{stm32f4xx\+\_\+hal\+\_\+uart.\+c}} \\*UART HAL module driver. This file provides firmware functions to manage the following functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART) }{\pageref{stm32f4xx__hal__uart_8c}}{}
\item\contentsline{section}{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__ll__usb_8c}{stm32f4xx\+\_\+ll\+\_\+usb.\+c}} \\*USB Low Layer HAL module driver }{\pageref{stm32f4xx__ll__usb_8c}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Class/\+CDC/\+Inc/\mbox{\hyperlink{usbh__cdc_8h}{usbh\+\_\+cdc.\+h}} \\*This file contains all the prototypes for the \doxylink{usbh__cdc_8c}{usbh\+\_\+cdc.\+c} }{\pageref{usbh__cdc_8h}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Class/\+CDC/\+Src/\mbox{\hyperlink{usbh__cdc_8c}{usbh\+\_\+cdc.\+c}} \\*This file is the CDC Layer Handlers for USB Host CDC class }{\pageref{usbh__cdc_8c}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__core_8h}{usbh\+\_\+core.\+h}} \\*Header file for \doxylink{usbh__core_8c}{usbh\+\_\+core.\+c} }{\pageref{usbh__core_8h}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__ctlreq_8h}{usbh\+\_\+ctlreq.\+h}} \\*Header file for \doxylink{usbh__ctlreq_8c}{usbh\+\_\+ctlreq.\+c} }{\pageref{usbh__ctlreq_8h}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__def_8h}{usbh\+\_\+def.\+h}} \\*Definitions used in the USB host library }{\pageref{usbh__def_8h}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__ioreq_8h}{usbh\+\_\+ioreq.\+h}} \\*Header file for \doxylink{usbh__ioreq_8c}{usbh\+\_\+ioreq.\+c} }{\pageref{usbh__ioreq_8h}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__pipes_8h}{usbh\+\_\+pipes.\+h}} \\*Header file for \doxylink{usbh__pipes_8c}{usbh\+\_\+pipes.\+c} }{\pageref{usbh__pipes_8h}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__core_8c}{usbh\+\_\+core.\+c}} \\*This file implements the functions for the core state machine process the enumeration and the control transfer process }{\pageref{usbh__core_8c}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__ctlreq_8c}{usbh\+\_\+ctlreq.\+c}} \\*This file implements the control requests for device enumeration }{\pageref{usbh__ctlreq_8c}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__ioreq_8c}{usbh\+\_\+ioreq.\+c}} \\*This file handles the issuing of the USB transactions }{\pageref{usbh__ioreq_8c}}{}
\item\contentsline{section}{Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__pipes_8c}{usbh\+\_\+pipes.\+c}} \\*This file implements functions for opening and closing Pipes }{\pageref{usbh__pipes_8c}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/\+CMSIS\+\_\+\+RTOS\+\_\+\+V2/\mbox{\hyperlink{cmsis__os_8h_source}{cmsis\+\_\+os.\+h}} }{\pageref{cmsis__os_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/\+CMSIS\+\_\+\+RTOS\+\_\+\+V2/\mbox{\hyperlink{cmsis__os2_8h_source}{cmsis\+\_\+os2.\+h}} }{\pageref{cmsis__os2_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/\+CMSIS\+\_\+\+RTOS\+\_\+\+V2/\mbox{\hyperlink{freertos__mpool_8h_source}{freertos\+\_\+mpool.\+h}} }{\pageref{freertos__mpool_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/\+CMSIS\+\_\+\+RTOS\+\_\+\+V2/\mbox{\hyperlink{freertos__os2_8h_source}{freertos\+\_\+os2.\+h}} }{\pageref{freertos__os2_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{atomic_8h}{atomic.\+h}} \\*Free\+RTOS atomic operation support }{\pageref{atomic_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{croutine_8h_source}{croutine.\+h}} }{\pageref{croutine_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{deprecated__definitions_8h_source}{deprecated\+\_\+definitions.\+h}} }{\pageref{deprecated__definitions_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{event__groups_8h_source}{event\+\_\+groups.\+h}} }{\pageref{event__groups_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{_free_r_t_o_s_8h_source}{Free\+RTOS.\+h}} }{\pageref{_free_r_t_o_s_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{list_8h_source}{list.\+h}} }{\pageref{list_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{message__buffer_8h_source}{message\+\_\+buffer.\+h}} }{\pageref{message__buffer_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{mpu__prototypes_8h_source}{mpu\+\_\+prototypes.\+h}} }{\pageref{mpu__prototypes_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{mpu__wrappers_8h_source}{mpu\+\_\+wrappers.\+h}} }{\pageref{mpu__wrappers_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{portable_8h_source}{portable.\+h}} }{\pageref{portable_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{projdefs_8h_source}{projdefs.\+h}} }{\pageref{projdefs_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{queue_8h_source}{queue.\+h}} }{\pageref{queue_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{semphr_8h_source}{semphr.\+h}} }{\pageref{semphr_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{stack__macros_8h_source}{stack\+\_\+macros.\+h}} }{\pageref{stack__macros_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{_stack_macros_8h_source}{Stack\+Macros.\+h}} }{\pageref{_stack_macros_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{stream__buffer_8h_source}{stream\+\_\+buffer.\+h}} }{\pageref{stream__buffer_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{task_8h_source}{task.\+h}} }{\pageref{task_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/include/\mbox{\hyperlink{timers_8h_source}{timers.\+h}} }{\pageref{timers_8h_source}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/portable/\+GCC/\+ARM\+\_\+\+CM4\+F/\mbox{\hyperlink{portmacro_8h_source}{portmacro.\+h}} }{\pageref{portmacro_8h_source}}{}
\item\contentsline{section}{USB\+\_\+\+HOST/\+App/\mbox{\hyperlink{usb__host_8c}{usb\+\_\+host.\+c}} \\*\+: This file implements the USB Host }{\pageref{usb__host_8c}}{}
\item\contentsline{section}{USB\+\_\+\+HOST/\+App/\mbox{\hyperlink{usb__host_8h}{usb\+\_\+host.\+h}} \\*\+: Header for \doxylink{usb__host_8c}{usb\+\_\+host.\+c} file }{\pageref{usb__host_8h}}{}
\item\contentsline{section}{USB\+\_\+\+HOST/\+Target/\mbox{\hyperlink{usbh__conf_8c}{usbh\+\_\+conf.\+c}} \\*\+: This file implements the board support package for the USB host library }{\pageref{usbh__conf_8c}}{}
\item\contentsline{section}{USB\+\_\+\+HOST/\+Target/\mbox{\hyperlink{usbh__conf_8h}{usbh\+\_\+conf.\+h}} \\*\+: Header for \doxylink{usbh__conf_8c}{usbh\+\_\+conf.\+c} file }{\pageref{usbh__conf_8h}}{}
\item\contentsline{section}{USB\+\_\+\+HOST/\+Target/\mbox{\hyperlink{usbh__platform_8c}{usbh\+\_\+platform.\+c}} \\*\+: This file implements the USB platform }{\pageref{usbh__platform_8c}}{}
\item\contentsline{section}{USB\+\_\+\+HOST/\+Target/\mbox{\hyperlink{usbh__platform_8h}{usbh\+\_\+platform.\+h}} \\*\+: Header for \doxylink{usbh__platform_8c}{usbh\+\_\+platform.\+c} file }{\pageref{usbh__platform_8h}}{}
\end{DoxyCompactList}
