[
 {
  "InstFile" : "/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_sdpb/SRAM_SDPB.v",
  "InstLine" : 10,
  "InstName" : "SRAM_SDPB",
  "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_sdpb/SRAM_SDPB.v",
  "ModuleLine" : 10,
  "ModuleName" : "SRAM_SDPB"
 },
 {
  "InstFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
  "InstLine" : 230,
  "InstName" : "Sender",
  "ModuleFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
  "ModuleLine" : 230,
  "ModuleName" : "Sender",
  "SubInsts" : [
   {
    "InstFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
    "InstLine" : 265,
    "InstName" : "tx",
    "ModuleFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
    "ModuleLine" : 178,
    "ModuleName" : "BufferTx",
    "SubInsts" : [
     {
      "InstFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
      "InstLine" : 200,
      "InstName" : "tx",
      "ModuleFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
      "ModuleLine" : 1,
      "ModuleName" : "Tx"
     },
     {
      "InstFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
      "InstLine" : 208,
      "InstName" : "buf_",
      "ModuleFile" : "/home/cyh/Chisel-FFT-generator/Verilog/Sender.v",
      "ModuleLine" : 100,
      "ModuleName" : "Buffer"
     }
    ]
   }
  ]
 }
]