V1999; W0;
RESTART; J999; J999;
PROGRAM; (test DR I/O logic);

   V8 = Q 0/AV128/AV255;
   V9 = Q 0/AV320/AV447;
   V7 = B1212121212121212;
   V6 = B0020202020202020;
   V5 = Q 128/1/0;
   V3 = 1280; (sector count);

   SET 14; OUT; DUP;
   SET 13; OUT;
   =RC7;

1;

   V6; V7;
   V5; =Q5;

*5;
   M7; FRB; OR; SHL+6; SET 2; OR; =V128;

   (set drum/sector number and write);
   V8; =Q8; M7; =C8;
   Q8; SET 11; OUT;

   (set drum/sector number and read);
   V9; =Q9; C8; =C9;
   Q9; SET 12; OUT;

   (compare output and input buffers);
   V5; =Q5;
6;
   V128M5; V320M5Q; DUPD; NEV; J999NEZ;
   ERASE; ERASE; J6C6NZ;

   (next iteration);
   M+I7; DC7; J1C7NZ;

   ZERO; OUT;

999;
   SET 9999; DUP; OUT;
FINISH;
|
