#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug 16 15:57:38 2016
# Process ID: 7840
# Current directory: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5704 C:\Users\RazBB\Desktop\RP_FPGA\RP_out_mix\RP_out_mix.xpr
# Log file: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/vivado.log
# Journal file: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property -dict [list CONFIG.Number_Of_Stages {6} CONFIG.Fixed_Or_Initial_Rate {128} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {128} CONFIG.Maximum_Rate {128} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
set_property -dict [list CONFIG.Number_Of_Stages {6} CONFIG.Fixed_Or_Initial_Rate {128} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {128} CONFIG.Maximum_Rate {128} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {128}] [get_ips cic2]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {256} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {256} CONFIG.Maximum_Rate {256} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {512} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {512} CONFIG.Maximum_Rate {512} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {512}] [get_ips cic2]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {512} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {512} CONFIG.Maximum_Rate {512} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1536} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {1536} CONFIG.Maximum_Rate {1536} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1536} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {1536} CONFIG.Maximum_Rate {1536} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1536}] [get_ips cic2]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_project C:/Users/RazBB/Desktop/Halp/Halp.xpr
update_compile_order -fileset sources_1
remove_files C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LP.v
file delete -force C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LP.v
set_property -dict [list CONFIG.PINC1 {1000001100010}] [get_ips dds_PG_pw24]
generate_target Simulation [get_files C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci]
export_ip_user_files -of_objects [get_files C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci] -no_script -force -quiet
launch_simulation
source TestBench1.tcl
close_sim
launch_simulation
source TestBench1.tcl
current_project RP_out_mix
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
startgroup
set_property is_route_fixed 1 [get_nets {vinp_i_IBUF[1] }]
set_property is_bel_fixed 1 [get_cells {vinp_i_IBUF[1]_inst i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST }]
set_property is_loc_fixed 1 [get_cells {vinp_i_IBUF[1]_inst i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST }]
endgroup
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project Halp
close_sim
close_project
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
copy_bd_objs /  [get_bd_intf_ports {Vaux8}]
undo
create_bd_port -dir O -from 4 -to 0 -type data Channel_Out
connect_bd_net [get_bd_ports Channel_Out] [get_bd_pins xadc/channel_out]
set_property location {781 932} [get_bd_ports Channel_Out]
set_property location {785 932} [get_bd_ports Channel_Out]
set_property location {785 942} [get_bd_ports Channel_Out]
save_bd_design
close_bd_design [get_bd_designs system]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1280} CONFIG.Minimum_Rate {1280} CONFIG.Maximum_Rate {1280} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1} CONFIG.Output_Data_Width {76}] [get_ips cic]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1280} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {1280} CONFIG.Maximum_Rate {1280} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1280}] [get_ips cic2]
set_property -dict [list CONFIG.Output_Data_Width {14}] [get_ips cic]
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets xadc_channel_out] [get_bd_ports Channel_Out]
save_bd_design
close_bd_design [get_bd_designs system]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
set_property -dict [list CONFIG.Phase_offset {Programmable} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {2}] [get_ips dds_PG_pw24]
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name Sine_wave
set_property -dict [list CONFIG.DDS_Clock_Rate {125} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {Taylor_Series_Corrected} CONFIG.Output_Width {14} CONFIG.Phase_offset {Programmable} CONFIG.Output_Selection {Sine} CONFIG.Amplitude_Mode {Unit_Circle} CONFIG.Has_Phase_Out {false} CONFIG.PINC1 {1000001100010} CONFIG.POFF1 {0} CONFIG.Phase_Width {16} CONFIG.Output_Width {14} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {9} CONFIG.Output_Frequency1 {0}] [get_ips Sine_wave]
generate_target {instantiation_template} [get_files c:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/ip/Sine_wave/Sine_wave.xci]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property -dict [list CONFIG.Has_Phase_Out {false} CONFIG.M_DATA_Has_TUSER {Not_Required}] [get_ips Sine_wave]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
save_project_as RP_Both_IP C:/Users/RazBB/Desktop/RP_FPGA/RP_Both_IP -force
