$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 4 % c [3:0] $end
  $var wire 5 & sum_ab [4:0] $end
  $var wire 5 ' sum_a5 [4:0] $end
  $var wire 5 ( sum_b5 [4:0] $end
  $var wire 5 ) sum_c5 [4:0] $end
  $scope module add $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 4 % c [3:0] $end
   $var wire 5 & sum_ab [4:0] $end
   $var wire 5 ' sum_a5 [4:0] $end
   $var wire 5 ( sum_b5 [4:0] $end
   $var wire 5 ) sum_c5 [4:0] $end
   $var wire 5 * FIVE [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1100 #
b0111 $
b0000 %
b10011 &
b10001 '
b01100 (
b00101 )
b00101 *
#10
b0001 #
b1010 $
b1101 %
b01011 &
b00110 '
b01111 (
b10010 )
#20
b1100 #
b0110 $
b1001 %
b10010 &
b10001 '
b01011 (
b01110 )
#30
b1000 #
b1000 $
b1101 %
b10000 &
b01101 '
b01101 (
b10010 )
#40
b0110 #
b1001 $
b0001 %
b01111 &
b01011 '
b01110 (
b00110 )
#50
b0011 #
b0111 $
b0110 %
b01010 &
b01000 '
b01100 (
b01011 )
#60
b0000 #
b0110 $
b0001 %
b00110 &
b00101 '
b01011 (
b00110 )
#70
b1011 #
b10001 &
b10000 '
#80
b1110 #
b1010 $
b0010 %
b11000 &
b10011 '
b01111 (
b00111 )
#90
b0100 #
b1111 $
b1111 %
b10011 &
b01001 '
b10100 (
b10100 )
#100
b1110 #
b0101 $
b1000 %
b10011 '
b01010 (
b01101 )
#110
b0101 #
b1101 $
b1001 %
b10010 &
b01010 '
b10010 (
b01110 )
#120
b1011 #
b1111 $
b0111 %
b11010 &
b10000 '
b10100 (
b01100 )
#130
b1100 #
b1000 $
b1101 %
b10100 &
b10001 '
b01101 (
b10010 )
#140
b1110 #
b0011 $
b1000 %
b10001 &
b10011 '
b01000 (
b01101 )
#150
b0000 #
b0000 $
b0111 %
b00000 &
b00101 '
b00101 (
b01100 )
#160
b0110 #
b1001 $
b1000 %
b01111 &
b01011 '
b01110 (
b01101 )
#170
b0111 #
b1100 $
b0101 %
b10011 &
b01100 '
b10001 (
b01010 )
#180
b0101 #
b1101 $
b1111 %
b10010 &
b01010 '
b10010 (
b10100 )
#190
b1111 #
b1100 $
b1100 %
b11011 &
b10100 '
b10001 (
b10001 )
#210
#220
#230
#240
