Protel Design System Design Rule Check
PCB File : G:\Art\piano\PCB_Project\Paino.PcbDoc
Date     : 2019/9/16
Time     : 16:22:10

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=39.37mil) (InNamedPolygon('POWER_GND_L01_P002')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=39.37mil) (InNamedPolygon('POWER_GND_L02_P000')),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (19443.622mil,311.579mil) from Top Layer to Bottom Layer And Pad P5-2(19443.622mil,350.95mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.397mil < 10mil) Between Via (19445mil,390mil) from Top Layer to Bottom Layer And Pad P5-2(19443.622mil,350.95mil) on Top Layer [Top Solder] Mask Sliver [9.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Via (19445mil,429.375mil) from Top Layer to Bottom Layer And Pad P5-3(19443.622mil,390.32mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.723mil < 10mil) Between Via (19472.8mil,547.8mil) from Top Layer to Bottom Layer And Pad P5-6(19443.622mil,508.43mil) on Top Layer [Top Solder] Mask Sliver [9.723mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.921mil < 10mil) Between Via (19445mil,584.375mil) from Top Layer to Bottom Layer And Pad P5-7(19443.622mil,547.8mil) on Top Layer [Top Solder] Mask Sliver [6.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.723mil < 10mil) Between Via (19472.8mil,547.8mil) from Top Layer to Bottom Layer And Pad P5-8(19443.622mil,587.17mil) on Top Layer [Top Solder] Mask Sliver [9.723mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.813mil < 10mil) Between Via (282.2mil,547.8mil) from Top Layer to Bottom Layer And Pad P6-1(251.378mil,587.17mil) on Top Layer [Top Solder] Mask Sliver [9.813mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (251.378mil,587.17mil) from Top Layer to Bottom Layer And Pad P6-2(251.378mil,547.8mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.812mil < 10mil) Between Via (282.2mil,547.8mil) from Top Layer to Bottom Layer And Pad P6-3(251.378mil,508.43mil) on Top Layer [Top Solder] Mask Sliver [9.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (251.378mil,390.32mil) from Top Layer to Bottom Layer And Pad P6-5(251.378mil,429.69mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Via (250mil,429.375mil) from Top Layer to Bottom Layer And Pad P6-6(251.378mil,390.32mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (251.378mil,390.32mil) from Top Layer to Bottom Layer And Pad P6-7(251.378mil,350.95mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Via (251.378mil,311.58mil) from Top Layer to Bottom Layer And Pad P6-7(251.378mil,350.95mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Via (9525mil,771.505mil) from Top Layer to Bottom Layer And Pad C37-2(9569.685mil,764.375mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-47(10118.583mil,444.926mil) on Top Layer And Pad U1-48(10138.268mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-46(10098.898mil,444.926mil) on Top Layer And Pad U1-47(10118.583mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-45(10079.213mil,444.926mil) on Top Layer And Pad U1-46(10098.898mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-44(10059.528mil,444.926mil) on Top Layer And Pad U1-45(10079.213mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.833mil < 10mil) Between Via (10060mil,499.375mil) from Top Layer to Bottom Layer And Pad U1-45(10079.213mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [7.834mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-43(10039.843mil,444.926mil) on Top Layer And Pad U1-44(10059.528mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.209mil < 10mil) Between Via (10060mil,499.375mil) from Top Layer to Bottom Layer And Pad U1-44(10059.528mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [1.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-42(10020.157mil,444.926mil) on Top Layer And Pad U1-43(10039.843mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.425mil < 10mil) Between Via (10060mil,499.375mil) from Top Layer to Bottom Layer And Pad U1-43(10039.843mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [8.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-41(10000.472mil,444.926mil) on Top Layer And Pad U1-42(10020.157mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-40(9980.787mil,444.926mil) on Top Layer And Pad U1-41(10000.472mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.626mil < 10mil) Between Via (9980mil,499.375mil) from Top Layer to Bottom Layer And Pad U1-41(10000.472mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [8.626mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-39(9961.102mil,444.926mil) on Top Layer And Pad U1-40(9980.787mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.217mil < 10mil) Between Via (9980mil,499.375mil) from Top Layer to Bottom Layer And Pad U1-40(9980.787mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [1.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-38(9941.417mil,444.926mil) on Top Layer And Pad U1-39(9961.102mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.64mil < 10mil) Between Via (9980mil,499.375mil) from Top Layer to Bottom Layer And Pad U1-39(9961.102mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [7.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-37(9921.732mil,444.926mil) on Top Layer And Pad U1-38(9941.417mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.409mil < 10mil) Between Via (9895mil,419.375mil) from Top Layer to Bottom Layer And Pad U1-37(9921.732mil,444.926mil) on Top Layer [Top Solder] Mask Sliver [3.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-35(9870.551mil,515.792mil) on Top Layer And Pad U1-36(9870.551mil,496.107mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-34(9870.551mil,535.477mil) on Top Layer And Pad U1-35(9870.551mil,515.792mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(9870.551mil,555.163mil) on Top Layer And Pad U1-34(9870.551mil,535.477mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(9870.551mil,574.848mil) on Top Layer And Pad U1-33(9870.551mil,555.163mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-31(9870.551mil,594.533mil) on Top Layer And Pad U1-32(9870.551mil,574.848mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-30(9870.551mil,614.218mil) on Top Layer And Pad U1-31(9870.551mil,594.533mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-29(9870.551mil,633.903mil) on Top Layer And Pad U1-30(9870.551mil,614.218mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-28(9870.551mil,653.588mil) on Top Layer And Pad U1-29(9870.551mil,633.903mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.347mil < 10mil) Between Via (9925mil,644.375mil) from Top Layer to Bottom Layer And Pad U1-29(9870.551mil,633.903mil) on Top Layer [Top Solder] Mask Sliver [3.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(9870.551mil,673.273mil) on Top Layer And Pad U1-28(9870.551mil,653.588mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.878mil < 10mil) Between Via (9925mil,644.375mil) from Top Layer to Bottom Layer And Pad U1-28(9870.551mil,653.588mil) on Top Layer [Top Solder] Mask Sliver [2.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-26(9870.551mil,692.958mil) on Top Layer And Pad U1-27(9870.551mil,673.273mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-25(9870.551mil,712.643mil) on Top Layer And Pad U1-26(9870.551mil,692.958mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.409mil < 10mil) Between Via (9875mil,739.375mil) from Top Layer to Bottom Layer And Pad U1-25(9870.551mil,712.643mil) on Top Layer [Top Solder] Mask Sliver [3.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-23(9941.417mil,763.824mil) on Top Layer And Pad U1-24(9921.732mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-22(9961.102mil,763.824mil) on Top Layer And Pad U1-23(9941.417mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-21(9980.787mil,763.824mil) on Top Layer And Pad U1-22(9961.102mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-20(10000.472mil,763.824mil) on Top Layer And Pad U1-21(9980.787mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-19(10020.157mil,763.824mil) on Top Layer And Pad U1-20(10000.472mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-18(10039.843mil,763.824mil) on Top Layer And Pad U1-19(10020.157mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-17(10059.528mil,763.824mil) on Top Layer And Pad U1-18(10039.843mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-16(10079.213mil,763.824mil) on Top Layer And Pad U1-17(10059.528mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-15(10098.898mil,763.824mil) on Top Layer And Pad U1-16(10079.213mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-14(10118.583mil,763.824mil) on Top Layer And Pad U1-15(10098.898mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-13(10138.268mil,763.824mil) on Top Layer And Pad U1-14(10118.583mil,763.824mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-11(10189.449mil,692.958mil) on Top Layer And Pad U1-12(10189.449mil,712.643mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(10189.449mil,673.273mil) on Top Layer And Pad U1-11(10189.449mil,692.958mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.179mil < 10mil) Between Via (10130mil,679.375mil) from Top Layer to Bottom Layer And Pad U1-11(10189.449mil,692.958mil) on Top Layer [Top Solder] Mask Sliver [9.179mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-9(10189.449mil,653.588mil) on Top Layer And Pad U1-10(10189.449mil,673.273mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.829mil < 10mil) Between Via (10130mil,679.375mil) from Top Layer to Bottom Layer And Pad U1-10(10189.449mil,673.273mil) on Top Layer [Top Solder] Mask Sliver [6.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-8(10189.449mil,633.903mil) on Top Layer And Pad U1-9(10189.449mil,653.588mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(10189.449mil,614.218mil) on Top Layer And Pad U1-8(10189.449mil,633.903mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-6(10189.449mil,594.533mil) on Top Layer And Pad U1-7(10189.449mil,614.218mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-5(10189.449mil,574.848mil) on Top Layer And Pad U1-6(10189.449mil,594.533mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(10189.449mil,555.163mil) on Top Layer And Pad U1-5(10189.449mil,574.848mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(10189.449mil,535.477mil) on Top Layer And Pad U1-4(10189.449mil,555.163mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(10189.449mil,515.792mil) on Top Layer And Pad U1-3(10189.449mil,535.477mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-1(10189.449mil,496.107mil) on Top Layer And Pad U1-2(10189.449mil,515.792mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-2(1995mil,689.493mil) on Top Layer And Pad U2-1(2032.401mil,689.493mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Via (1995mil,704.375mil) from Top Layer to Bottom Layer And Pad U2-1(2032.401mil,689.493mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-3(1957.598mil,689.493mil) on Top Layer And Pad U2-2(1995mil,689.493mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Via (1995mil,704.375mil) from Top Layer to Bottom Layer And Pad U2-3(1957.598mil,689.493mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-5(1995mil,579.257mil) on Top Layer And Pad U2-4(1957.598mil,579.257mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-6(2032.401mil,579.257mil) on Top Layer And Pad U2-5(1995mil,579.257mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.567mil < 10mil) Between Via (15205mil,699.375mil) from Top Layer to Bottom Layer And Pad C13-2(15165.315mil,699.375mil) on Top Layer [Top Solder] Mask Sliver [1.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.567mil < 10mil) Between Via (15205mil,629.375mil) from Top Layer to Bottom Layer And Pad C14-2(15165.315mil,629.375mil) on Top Layer [Top Solder] Mask Sliver [1.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.567mil < 10mil) Between Via (15205mil,559.375mil) from Top Layer to Bottom Layer And Pad C15-2(15165.315mil,559.375mil) on Top Layer [Top Solder] Mask Sliver [1.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.567mil < 10mil) Between Via (15205mil,489.375mil) from Top Layer to Bottom Layer And Pad C16-2(15165.315mil,489.375mil) on Top Layer [Top Solder] Mask Sliver [1.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Via (14330mil,484.375mil) from Top Layer to Bottom Layer And Pad C9-2(14374.685mil,484.375mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
Rule Violations :81

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9555.315mil,749.021mil) on Top Overlay And Pad C37-2(9569.685mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9555.315mil,779.729mil) on Top Overlay And Pad C37-2(9569.685mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9644.685mil,779.729mil) on Top Overlay And Pad C37-1(9630.315mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9644.685mil,749.021mil) on Top Overlay And Pad C37-1(9630.315mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10399.685mil,534.729mil) on Top Overlay And Pad C36-2(10385.315mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10399.685mil,504.021mil) on Top Overlay And Pad C36-2(10385.315mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10310.315mil,504.021mil) on Top Overlay And Pad C36-1(10324.685mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10310.315mil,534.729mil) on Top Overlay And Pad C36-1(10324.685mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10399.685mil,464.729mil) on Top Overlay And Pad C35-2(10385.315mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10399.685mil,434.021mil) on Top Overlay And Pad C35-2(10385.315mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10310.315mil,434.021mil) on Top Overlay And Pad C35-1(10324.685mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10310.315mil,464.729mil) on Top Overlay And Pad C35-1(10324.685mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10450.315mil,589.021mil) on Top Overlay And Pad C34-2(10464.685mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10450.315mil,619.729mil) on Top Overlay And Pad C34-2(10464.685mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10539.685mil,619.729mil) on Top Overlay And Pad C34-1(10525.315mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10539.685mil,589.021mil) on Top Overlay And Pad C34-1(10525.315mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8835mil,635.438mil) on Top Overlay And Pad C41-1(8860mil,654.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8885mil,635.438mil) on Top Overlay And Pad C41-1(8860mil,654.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8885mil,743.312mil) on Top Overlay And Pad C41-2(8860mil,724.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8835mil,743.312mil) on Top Overlay And Pad C41-2(8860mil,724.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8924.646mil,739.06mil) on Top Overlay And Pad C42-2(8940mil,724.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8955.354mil,739.06mil) on Top Overlay And Pad C42-2(8940mil,724.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8955.354mil,649.69mil) on Top Overlay And Pad C42-1(8940mil,664.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8924.646mil,649.69mil) on Top Overlay And Pad C42-1(8940mil,664.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9445mil,545.438mil) on Top Overlay And Pad C43-1(9470mil,564.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9495mil,545.438mil) on Top Overlay And Pad C43-1(9470mil,564.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9495mil,653.312mil) on Top Overlay And Pad C43-2(9470mil,634.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9445mil,653.312mil) on Top Overlay And Pad C43-2(9470mil,634.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9374.646mil,649.06mil) on Top Overlay And Pad C44-2(9390mil,634.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9405.354mil,649.06mil) on Top Overlay And Pad C44-2(9390mil,634.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9405.354mil,559.69mil) on Top Overlay And Pad C44-1(9390mil,574.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9374.646mil,559.69mil) on Top Overlay And Pad C44-1(9390mil,574.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1790mil,530.438mil) on Top Overlay And Pad C40-1(1815mil,549.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1840mil,530.438mil) on Top Overlay And Pad C40-1(1815mil,549.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1840mil,638.312mil) on Top Overlay And Pad C40-2(1815mil,619.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1790mil,638.312mil) on Top Overlay And Pad C40-2(1815mil,619.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (2063.898mil,697.367mil) on Top Overlay And Pad U2-1(2032.401mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2125.354mil,509.69mil) on Top Overlay And Pad C39-2(2110mil,524.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2094.646mil,509.69mil) on Top Overlay And Pad C39-2(2110mil,524.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2094.646mil,599.06mil) on Top Overlay And Pad C39-1(2110mil,584.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2125.354mil,599.06mil) on Top Overlay And Pad C39-1(2110mil,584.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2395mil,673.312mil) on Top Overlay And Pad C38-1(2370mil,654.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2345mil,673.312mil) on Top Overlay And Pad C38-1(2370mil,654.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2345mil,565.438mil) on Top Overlay And Pad C38-2(2370mil,584.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2395mil,565.438mil) on Top Overlay And Pad C38-2(2370mil,584.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,709.729mil) on Top Overlay And Pad C5-2(5980.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,679.021mil) on Top Overlay And Pad C5-2(5980.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,679.021mil) on Top Overlay And Pad C5-1(5919.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,709.729mil) on Top Overlay And Pad C5-1(5919.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,639.729mil) on Top Overlay And Pad C6-2(5980.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,609.021mil) on Top Overlay And Pad C6-2(5980.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,609.021mil) on Top Overlay And Pad C6-1(5919.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,639.729mil) on Top Overlay And Pad C6-1(5919.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,569.729mil) on Top Overlay And Pad C7-2(5980.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,539.021mil) on Top Overlay And Pad C7-2(5980.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,539.021mil) on Top Overlay And Pad C7-1(5919.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,569.729mil) on Top Overlay And Pad C7-1(5919.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,499.729mil) on Top Overlay And Pad C8-2(5980.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5994.685mil,469.021mil) on Top Overlay And Pad C8-2(5980.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,469.021mil) on Top Overlay And Pad C8-1(5919.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.315mil,499.729mil) on Top Overlay And Pad C8-1(5919.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,714.729mil) on Top Overlay And Pad C13-2(15165.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,684.021mil) on Top Overlay And Pad C13-2(15165.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,684.021mil) on Top Overlay And Pad C13-1(15104.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,714.729mil) on Top Overlay And Pad C13-1(15104.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,644.729mil) on Top Overlay And Pad C14-2(15165.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,614.021mil) on Top Overlay And Pad C14-2(15165.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,614.021mil) on Top Overlay And Pad C14-1(15104.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,644.729mil) on Top Overlay And Pad C14-1(15104.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,574.729mil) on Top Overlay And Pad C15-2(15165.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,544.021mil) on Top Overlay And Pad C15-2(15165.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,544.021mil) on Top Overlay And Pad C15-1(15104.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,574.729mil) on Top Overlay And Pad C15-1(15104.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,504.729mil) on Top Overlay And Pad C16-2(15165.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15179.685mil,474.021mil) on Top Overlay And Pad C16-2(15165.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,474.021mil) on Top Overlay And Pad C16-1(15104.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15090.315mil,504.729mil) on Top Overlay And Pad C16-1(15104.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,474.021mil) on Top Overlay And Pad C1-2(5259.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,504.729mil) on Top Overlay And Pad C1-2(5259.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,504.729mil) on Top Overlay And Pad C1-1(5320.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,474.021mil) on Top Overlay And Pad C1-1(5320.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,544.021mil) on Top Overlay And Pad C2-2(5259.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,574.729mil) on Top Overlay And Pad C2-2(5259.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,574.729mil) on Top Overlay And Pad C2-1(5320.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,544.021mil) on Top Overlay And Pad C2-1(5320.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,614.021mil) on Top Overlay And Pad C3-2(5259.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,644.729mil) on Top Overlay And Pad C3-2(5259.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,644.729mil) on Top Overlay And Pad C3-1(5320.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,614.021mil) on Top Overlay And Pad C3-1(5320.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,684.021mil) on Top Overlay And Pad C4-2(5259.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5245.315mil,714.729mil) on Top Overlay And Pad C4-2(5259.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,714.729mil) on Top Overlay And Pad C4-1(5320.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5334.685mil,684.021mil) on Top Overlay And Pad C4-1(5320.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,469.021mil) on Top Overlay And Pad C9-2(14374.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,499.729mil) on Top Overlay And Pad C9-2(14374.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,499.729mil) on Top Overlay And Pad C9-1(14435.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,469.021mil) on Top Overlay And Pad C9-1(14435.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,539.021mil) on Top Overlay And Pad C10-2(14374.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,569.729mil) on Top Overlay And Pad C10-2(14374.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,569.729mil) on Top Overlay And Pad C10-1(14435.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,539.021mil) on Top Overlay And Pad C10-1(14435.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,609.021mil) on Top Overlay And Pad C11-2(14374.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,639.729mil) on Top Overlay And Pad C11-2(14374.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,639.729mil) on Top Overlay And Pad C11-1(14435.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,609.021mil) on Top Overlay And Pad C11-1(14435.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,679.021mil) on Top Overlay And Pad C12-2(14374.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14360.315mil,709.729mil) on Top Overlay And Pad C12-2(14374.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,709.729mil) on Top Overlay And Pad C12-1(14435.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14449.685mil,679.021mil) on Top Overlay And Pad C12-1(14435.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (18366.062mil,124.375mil) on Top Overlay And Pad C17-1(18384.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (18366.062mil,74.375mil) on Top Overlay And Pad C17-1(18384.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (18473.936mil,74.375mil) on Top Overlay And Pad C17-2(18455.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (18473.936mil,124.375mil) on Top Overlay And Pad C17-2(18455.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (17217.729mil,124.375mil) on Top Overlay And Pad C18-1(17236.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (17217.729mil,74.375mil) on Top Overlay And Pad C18-1(17236.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (17325.603mil,74.375mil) on Top Overlay And Pad C18-2(17306.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (17325.603mil,124.375mil) on Top Overlay And Pad C18-2(17306.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (16069.396mil,124.375mil) on Top Overlay And Pad C19-1(16088.293mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (16069.396mil,74.375mil) on Top Overlay And Pad C19-1(16088.293mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (16177.27mil,74.375mil) on Top Overlay And Pad C19-2(16158.372mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (16177.27mil,124.375mil) on Top Overlay And Pad C19-2(16158.372mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (14921.062mil,124.375mil) on Top Overlay And Pad C20-1(14939.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (14921.063mil,74.375mil) on Top Overlay And Pad C20-1(14939.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15028.937mil,74.375mil) on Top Overlay And Pad C20-2(15010.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (15028.937mil,124.375mil) on Top Overlay And Pad C20-2(15010.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (13772.729mil,124.375mil) on Top Overlay And Pad C21-1(13791.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (13772.729mil,74.375mil) on Top Overlay And Pad C21-1(13791.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (13880.603mil,74.375mil) on Top Overlay And Pad C21-2(13861.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (13880.603mil,124.375mil) on Top Overlay And Pad C21-2(13861.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (12624.396mil,124.375mil) on Top Overlay And Pad C22-1(12643.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (12624.396mil,74.375mil) on Top Overlay And Pad C22-1(12643.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (12732.27mil,74.375mil) on Top Overlay And Pad C22-2(12713.372mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (12732.27mil,124.375mil) on Top Overlay And Pad C22-2(12713.372mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11476.062mil,124.375mil) on Top Overlay And Pad C23-1(11494.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11476.063mil,74.375mil) on Top Overlay And Pad C23-1(11494.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11583.937mil,74.375mil) on Top Overlay And Pad C23-2(11565.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11583.937mil,124.375mil) on Top Overlay And Pad C23-2(11565.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10327.729mil,124.375mil) on Top Overlay And Pad C24-1(10346.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10327.729mil,74.375mil) on Top Overlay And Pad C24-1(10346.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10435.603mil,74.375mil) on Top Overlay And Pad C24-2(10416.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10435.603mil,124.375mil) on Top Overlay And Pad C24-2(10416.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9179.396mil,124.375mil) on Top Overlay And Pad C25-1(9198.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9179.396mil,74.375mil) on Top Overlay And Pad C25-1(9198.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9287.27mil,74.375mil) on Top Overlay And Pad C25-2(9268.372mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9287.27mil,124.375mil) on Top Overlay And Pad C25-2(9268.372mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8031.063mil,124.375mil) on Top Overlay And Pad C26-1(8049.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8031.063mil,74.375mil) on Top Overlay And Pad C26-1(8049.96mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8138.937mil,74.375mil) on Top Overlay And Pad C26-2(8120.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8138.937mil,124.375mil) on Top Overlay And Pad C26-2(8120.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6882.729mil,124.375mil) on Top Overlay And Pad C27-1(6901.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6882.73mil,74.375mil) on Top Overlay And Pad C27-1(6901.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6990.604mil,74.375mil) on Top Overlay And Pad C27-2(6971.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6990.604mil,124.375mil) on Top Overlay And Pad C27-2(6971.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5734.396mil,124.375mil) on Top Overlay And Pad C28-1(5753.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5734.396mil,74.375mil) on Top Overlay And Pad C28-1(5753.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5842.27mil,74.375mil) on Top Overlay And Pad C28-2(5823.373mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5842.27mil,124.375mil) on Top Overlay And Pad C28-2(5823.373mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (4586.063mil,124.375mil) on Top Overlay And Pad C29-1(4604.961mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4586.063mil,74.375mil) on Top Overlay And Pad C29-1(4604.961mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4693.937mil,74.375mil) on Top Overlay And Pad C29-2(4675.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4693.937mil,124.375mil) on Top Overlay And Pad C29-2(4675.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3437.729mil,124.375mil) on Top Overlay And Pad C30-1(3456.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3437.73mil,74.375mil) on Top Overlay And Pad C30-1(3456.627mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3545.604mil,74.375mil) on Top Overlay And Pad C30-2(3526.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3545.604mil,124.375mil) on Top Overlay And Pad C30-2(3526.706mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2289.396mil,124.375mil) on Top Overlay And Pad C31-1(2308.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2289.396mil,74.375mil) on Top Overlay And Pad C31-1(2308.294mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2397.27mil,74.375mil) on Top Overlay And Pad C31-2(2378.373mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2397.27mil,124.375mil) on Top Overlay And Pad C31-2(2378.373mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1141.063mil,124.375mil) on Top Overlay And Pad C32-1(1159.961mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1141.063mil,74.375mil) on Top Overlay And Pad C32-1(1159.961mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1248.937mil,74.375mil) on Top Overlay And Pad C32-2(1230.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1248.937mil,124.375mil) on Top Overlay And Pad C32-2(1230.039mil,99.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (765mil,379.375mil) on Top Overlay And Pad Free-0(590.551mil,386.777mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10539.685mil,539.729mil) on Top Overlay And Pad C33-2(10525.315mil,524.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10539.685mil,509.021mil) on Top Overlay And Pad C33-2(10525.315mil,524.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10450.315mil,509.021mil) on Top Overlay And Pad C33-1(10464.685mil,524.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10450.315mil,539.729mil) on Top Overlay And Pad C33-1(10464.685mil,524.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (19445mil,188.115mil)(19445mil,288.115mil) on Top Overlay And Pad P5-1(19443.622mil,311.579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (19445mil,610.635mil)(19445mil,710.635mil) on Top Overlay And Pad P5-8(19443.622mil,587.17mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19445mil,188.115mil)(19485mil,188.115mil) on Top Overlay And Pad P5-0(19545mil,225.359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19605mil,188.115mil)(19670mil,188.115mil) on Top Overlay And Pad P5-0(19545mil,225.359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19445mil,710.635mil)(19485mil,710.635mil) on Top Overlay And Pad P5-0(19545mil,673.391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19605mil,710.635mil)(19670mil,710.635mil) on Top Overlay And Pad P5-0(19545mil,673.391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (250mil,610.635mil)(250mil,710.635mil) on Top Overlay And Pad P6-1(251.378mil,587.17mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (250mil,188.115mil)(250mil,288.115mil) on Top Overlay And Pad P6-8(251.378mil,311.58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (25mil,710.635mil)(90mil,710.635mil) on Top Overlay And Pad P6-0(150mil,673.391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (210mil,710.635mil)(250mil,710.635mil) on Top Overlay And Pad P6-0(150mil,673.391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (25mil,188.115mil)(90mil,188.115mil) on Top Overlay And Pad P6-0(150mil,225.359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (210mil,188.115mil)(250mil,188.115mil) on Top Overlay And Pad P6-0(150mil,225.359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9660.433mil,749.021mil)(9660.433mil,779.729mil) on Top Overlay And Pad C37-1(9630.315mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9615.748mil,795.477mil)(9644.685mil,795.477mil) on Top Overlay And Pad C37-1(9630.315mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9615.748mil,733.273mil)(9644.685mil,733.273mil) on Top Overlay And Pad C37-1(9630.315mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9555.315mil,795.477mil)(9584.252mil,795.477mil) on Top Overlay And Pad C37-2(9569.685mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9555.315mil,733.273mil)(9584.252mil,733.273mil) on Top Overlay And Pad C37-2(9569.685mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9539.567mil,749.021mil)(9539.567mil,779.729mil) on Top Overlay And Pad C37-2(9569.685mil,764.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10294.567mil,504.021mil)(10294.567mil,534.729mil) on Top Overlay And Pad C36-1(10324.685mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10310.315mil,550.477mil)(10339.252mil,550.477mil) on Top Overlay And Pad C36-1(10324.685mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10310.315mil,488.273mil)(10339.252mil,488.273mil) on Top Overlay And Pad C36-1(10324.685mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10370.748mil,550.477mil)(10399.685mil,550.477mil) on Top Overlay And Pad C36-2(10385.315mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10370.748mil,488.272mil)(10399.685mil,488.272mil) on Top Overlay And Pad C36-2(10385.315mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10415.433mil,504.021mil)(10415.433mil,534.729mil) on Top Overlay And Pad C36-2(10385.315mil,519.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10294.567mil,434.021mil)(10294.567mil,464.729mil) on Top Overlay And Pad C35-1(10324.685mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10310.315mil,418.273mil)(10339.252mil,418.273mil) on Top Overlay And Pad C35-1(10324.685mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10310.315mil,480.477mil)(10339.252mil,480.477mil) on Top Overlay And Pad C35-1(10324.685mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10370.748mil,418.272mil)(10399.685mil,418.272mil) on Top Overlay And Pad C35-2(10385.315mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10370.748mil,480.477mil)(10399.685mil,480.477mil) on Top Overlay And Pad C35-2(10385.315mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10415.433mil,434.021mil)(10415.433mil,464.729mil) on Top Overlay And Pad C35-2(10385.315mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10510.748mil,635.477mil)(10539.685mil,635.477mil) on Top Overlay And Pad C34-1(10525.315mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10555.433mil,589.021mil)(10555.433mil,619.729mil) on Top Overlay And Pad C34-1(10525.315mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10510.748mil,573.273mil)(10539.685mil,573.273mil) on Top Overlay And Pad C34-1(10525.315mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10450.315mil,635.477mil)(10479.252mil,635.477mil) on Top Overlay And Pad C34-2(10464.685mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10450.315mil,573.273mil)(10479.252mil,573.273mil) on Top Overlay And Pad C34-2(10464.685mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10434.567mil,589.021mil)(10434.567mil,619.729mil) on Top Overlay And Pad C34-2(10464.685mil,604.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10424.685mil,558.627mil)(10424.685mil,640.123mil) on Top Overlay And Pad FB2-1(10390.039mil,599.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,558.627mil)(10424.685mil,558.627mil) on Top Overlay And Pad FB2-1(10390.039mil,599.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,640.123mil)(10424.685mil,640.123mil) on Top Overlay And Pad FB2-1(10390.039mil,599.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,558.627mil)(10285.315mil,640.123mil) on Top Overlay And Pad FB2-2(10319.961mil,599.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,558.627mil)(10424.685mil,558.627mil) on Top Overlay And Pad FB2-2(10319.961mil,599.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,640.123mil)(10424.685mil,640.123mil) on Top Overlay And Pad FB2-2(10319.961mil,599.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10424.685mil,653.627mil)(10424.685mil,735.123mil) on Top Overlay And Pad FB1-1(10390.039mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,653.627mil)(10424.685mil,653.627mil) on Top Overlay And Pad FB1-1(10390.039mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,735.123mil)(10424.685mil,735.123mil) on Top Overlay And Pad FB1-1(10390.039mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,653.627mil)(10285.315mil,735.123mil) on Top Overlay And Pad FB1-2(10319.961mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,653.627mil)(10424.685mil,653.627mil) on Top Overlay And Pad FB1-2(10319.961mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10285.315mil,735.123mil)(10424.685mil,735.123mil) on Top Overlay And Pad FB1-2(10319.961mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10435.315mil,653.627mil)(10487.283mil,653.627mil) on Top Overlay And Pad R1-2(10469.961mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10435.315mil,735.123mil)(10487.283mil,735.123mil) on Top Overlay And Pad R1-2(10469.961mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10435.315mil,653.627mil)(10435.315mil,735.123mil) on Top Overlay And Pad R1-2(10469.961mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10522.717mil,653.627mil)(10574.685mil,653.627mil) on Top Overlay And Pad R1-1(10540.039mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10522.717mil,735.123mil)(10574.685mil,735.123mil) on Top Overlay And Pad R1-1(10540.039mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10574.685mil,653.627mil)(10574.685mil,735.123mil) on Top Overlay And Pad R1-1(10540.039mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (754.528mil,570.32mil)(754.528mil,688.43mil) on Top Overlay And Pad D4-2(807.677mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (817.52mil,570.32mil)(817.52mil,578.194mil) on Top Overlay And Pad D4-2(807.677mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (817.52mil,680.556mil)(817.52mil,688.43mil) on Top Overlay And Pad D4-2(807.677mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (632.48mil,570.32mil)(632.48mil,578.194mil) on Top Overlay And Pad D4-1(642.323mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (632.48mil,680.556mil)(632.48mil,688.43mil) on Top Overlay And Pad D4-1(642.323mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1761.102mil,535.123mil)(1761.102mil,579.808mil) on Top Overlay And Pad R7-1(1730mil,549.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1698.898mil,579.808mil)(1761.102mil,579.808mil) on Top Overlay And Pad R7-1(1730mil,549.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1698.898mil,535.123mil)(1698.898mil,579.808mil) on Top Overlay And Pad R7-1(1730mil,549.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1761.102mil,458.942mil)(1761.102mil,503.627mil) on Top Overlay And Pad R7-2(1730mil,489.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1698.898mil,458.942mil)(1761.102mil,458.942mil) on Top Overlay And Pad R7-2(1730mil,489.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1698.898mil,458.942mil)(1698.898mil,503.627mil) on Top Overlay And Pad R7-2(1730mil,489.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8835mil,759.06mil)(8885mil,759.06mil) on Top Overlay And Pad C41-2(8860mil,724.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8819.252mil,707.092mil)(8819.252mil,743.312mil) on Top Overlay And Pad C41-2(8860mil,724.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8900.748mil,707.091mil)(8900.748mil,743.312mil) on Top Overlay And Pad C41-2(8860mil,724.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8835mil,619.69mil)(8885mil,619.69mil) on Top Overlay And Pad C41-1(8860mil,654.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8819.252mil,635.438mil)(8819.252mil,671.658mil) on Top Overlay And Pad C41-1(8860mil,654.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8900.748mil,635.438mil)(8900.748mil,671.659mil) on Top Overlay And Pad C41-1(8860mil,654.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8924.646mil,633.942mil)(8955.354mil,633.942mil) on Top Overlay And Pad C42-1(8940mil,664.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8908.898mil,649.69mil)(8908.898mil,678.627mil) on Top Overlay And Pad C42-1(8940mil,664.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8971.102mil,649.69mil)(8971.102mil,678.627mil) on Top Overlay And Pad C42-1(8940mil,664.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8924.646mil,754.808mil)(8955.354mil,754.808mil) on Top Overlay And Pad C42-2(8940mil,724.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8908.898mil,710.123mil)(8908.898mil,739.06mil) on Top Overlay And Pad C42-2(8940mil,724.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8971.103mil,710.123mil)(8971.103mil,739.06mil) on Top Overlay And Pad C42-2(8940mil,724.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9429.252mil,617.092mil)(9429.252mil,653.312mil) on Top Overlay And Pad C43-2(9470mil,634.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9510.748mil,617.091mil)(9510.748mil,653.312mil) on Top Overlay And Pad C43-2(9470mil,634.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9445mil,669.06mil)(9495mil,669.06mil) on Top Overlay And Pad C43-2(9470mil,634.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9429.252mil,545.438mil)(9429.252mil,581.658mil) on Top Overlay And Pad C43-1(9470mil,564.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9510.748mil,545.438mil)(9510.748mil,581.659mil) on Top Overlay And Pad C43-1(9470mil,564.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9445mil,529.69mil)(9495mil,529.69mil) on Top Overlay And Pad C43-1(9470mil,564.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9358.898mil,559.69mil)(9358.898mil,588.627mil) on Top Overlay And Pad C44-1(9390mil,574.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9421.102mil,559.69mil)(9421.102mil,588.627mil) on Top Overlay And Pad C44-1(9390mil,574.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9374.646mil,543.942mil)(9405.354mil,543.942mil) on Top Overlay And Pad C44-1(9390mil,574.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9358.898mil,620.123mil)(9358.898mil,649.06mil) on Top Overlay And Pad C44-2(9390mil,634.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9421.103mil,620.123mil)(9421.103mil,649.06mil) on Top Overlay And Pad C44-2(9390mil,634.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9374.646mil,664.808mil)(9405.354mil,664.808mil) on Top Overlay And Pad C44-2(9390mil,634.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (9607.677mil,548.509mil)(9607.677mil,690.241mil) on Top Overlay And Pad D3-1(9650mil,550.477mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (9692.323mil,548.509mil)(9692.323mil,690.241mil) on Top Overlay And Pad D3-1(9650mil,550.477mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (9607.677mil,548.509mil)(9607.677mil,690.241mil) on Top Overlay And Pad D3-2(9650mil,688.273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (9607.677mil,657.761mil)(9692.323mil,657.761mil) on Top Overlay And Pad D3-2(9650mil,688.273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (9692.323mil,548.509mil)(9692.323mil,690.241mil) on Top Overlay And Pad D3-2(9650mil,688.273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1804.567mil,790.477mil)(1849.252mil,790.477mil) on Top Overlay And Pad R4-1(1834.685mil,759.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1804.567mil,728.273mil)(1849.252mil,728.273mil) on Top Overlay And Pad R4-1(1834.685mil,759.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1804.567mil,728.273mil)(1804.567mil,790.477mil) on Top Overlay And Pad R4-1(1834.685mil,759.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.748mil,790.477mil)(1925.433mil,790.477mil) on Top Overlay And Pad R4-2(1895.315mil,759.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.748mil,728.273mil)(1925.433mil,728.273mil) on Top Overlay And Pad R4-2(1895.315mil,759.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1925.433mil,728.273mil)(1925.433mil,790.477mil) on Top Overlay And Pad R4-2(1895.315mil,759.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.748mil,658.273mil)(1925.433mil,658.273mil) on Top Overlay And Pad R5-1(1895.315mil,689.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.748mil,720.477mil)(1925.433mil,720.477mil) on Top Overlay And Pad R5-1(1895.315mil,689.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1925.433mil,658.273mil)(1925.433mil,720.477mil) on Top Overlay And Pad R5-1(1895.315mil,689.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1804.567mil,658.273mil)(1849.252mil,658.273mil) on Top Overlay And Pad R5-2(1834.685mil,689.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1804.567mil,720.477mil)(1849.252mil,720.477mil) on Top Overlay And Pad R5-2(1834.685mil,689.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1804.567mil,658.273mil)(1804.567mil,720.477mil) on Top Overlay And Pad R5-2(1834.685mil,689.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1934.567mil,785.477mil)(1979.252mil,785.477mil) on Top Overlay And Pad R6-1(1964.685mil,754.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1934.567mil,723.273mil)(1979.252mil,723.273mil) on Top Overlay And Pad R6-1(1964.685mil,754.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1934.567mil,723.273mil)(1934.567mil,785.477mil) on Top Overlay And Pad R6-1(1964.685mil,754.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2055.433mil,723.273mil)(2055.433mil,785.477mil) on Top Overlay And Pad R6-2(2025.315mil,754.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2010.748mil,785.477mil)(2055.433mil,785.477mil) on Top Overlay And Pad R6-2(2025.315mil,754.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2010.748mil,723.273mil)(2055.433mil,723.273mil) on Top Overlay And Pad R6-2(2025.315mil,754.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1863.898mil,528.942mil)(1926.102mil,528.942mil) on Top Overlay And Pad R3-1(1895mil,559.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1926.102mil,528.942mil)(1926.102mil,573.627mil) on Top Overlay And Pad R3-1(1895mil,559.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1863.898mil,528.942mil)(1863.898mil,573.627mil) on Top Overlay And Pad R3-1(1895mil,559.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1863.898mil,649.808mil)(1926.102mil,649.808mil) on Top Overlay And Pad R3-2(1895mil,619.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1926.102mil,605.123mil)(1926.102mil,649.808mil) on Top Overlay And Pad R3-2(1895mil,619.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1863.898mil,605.123mil)(1863.898mil,649.808mil) on Top Overlay And Pad R3-2(1895mil,619.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1790mil,654.06mil)(1840mil,654.06mil) on Top Overlay And Pad C40-2(1815mil,619.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1774.252mil,602.092mil)(1774.252mil,638.312mil) on Top Overlay And Pad C40-2(1815mil,619.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1855.748mil,602.091mil)(1855.748mil,638.312mil) on Top Overlay And Pad C40-2(1815mil,619.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1790mil,514.69mil)(1840mil,514.69mil) on Top Overlay And Pad C40-1(1815mil,549.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1774.252mil,530.438mil)(1774.252mil,566.658mil) on Top Overlay And Pad C40-1(1815mil,549.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1855.748mil,530.438mil)(1855.748mil,566.659mil) on Top Overlay And Pad C40-1(1815mil,549.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1939.882mil,654.06mil)(2050.118mil,654.06mil) on Top Overlay And Pad U2-1(2032.401mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (2010.748mil,723.273mil)(2055.433mil,723.273mil) on Top Overlay And Pad U2-1(2032.401mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1939.882mil,654.06mil)(2050.118mil,654.06mil) on Top Overlay And Pad U2-2(1995mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.812mil < 10mil) Between Track (2010.748mil,723.273mil)(2055.433mil,723.273mil) on Top Overlay And Pad U2-2(1995mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.812mil < 10mil) Between Track (1934.567mil,723.273mil)(1979.252mil,723.273mil) on Top Overlay And Pad U2-2(1995mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1939.882mil,654.06mil)(2050.118mil,654.06mil) on Top Overlay And Pad U2-3(1957.598mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (1934.567mil,723.273mil)(1979.252mil,723.273mil) on Top Overlay And Pad U2-3(1957.598mil,689.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1939.882mil,614.69mil)(2050.118mil,614.69mil) on Top Overlay And Pad U2-4(1957.598mil,579.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1939.882mil,614.69mil)(2050.118mil,614.69mil) on Top Overlay And Pad U2-5(1995mil,579.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1939.882mil,614.69mil)(2050.118mil,614.69mil) on Top Overlay And Pad U2-6(2032.401mil,579.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2078.898mil,570.123mil)(2078.898mil,599.06mil) on Top Overlay And Pad C39-1(2110mil,584.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2141.102mil,570.123mil)(2141.102mil,599.06mil) on Top Overlay And Pad C39-1(2110mil,584.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2094.646mil,614.808mil)(2125.354mil,614.808mil) on Top Overlay And Pad C39-1(2110mil,584.69mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2078.898mil,509.69mil)(2078.898mil,538.627mil) on Top Overlay And Pad C39-2(2110mil,524.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2141.102mil,509.69mil)(2141.102mil,538.627mil) on Top Overlay And Pad C39-2(2110mil,524.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2094.646mil,493.942mil)(2125.354mil,493.942mil) on Top Overlay And Pad C39-2(2110mil,524.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2086.378mil,688.627mil)(2086.378mil,720.123mil) on Top Overlay And Pad D1-2(2110mil,657.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2133.622mil,688.627mil)(2133.622mil,720.123mil) on Top Overlay And Pad D1-2(2110mil,657.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (2086.378mil,688.627mil)(2133.622mil,688.627mil) on Top Overlay And Pad D1-2(2110mil,657.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2086.378mil,688.627mil)(2086.378mil,720.123mil) on Top Overlay And Pad D1-1(2110mil,750.832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2133.622mil,688.627mil)(2133.622mil,720.123mil) on Top Overlay And Pad D1-1(2110mil,750.832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (2086.378mil,720.123mil)(2133.622mil,720.123mil) on Top Overlay And Pad D1-1(2110mil,750.832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2027.52mil,390.32mil)(2027.52mil,398.194mil) on Top Overlay And Pad D2-2(2017.677mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2027.52mil,500.556mil)(2027.52mil,508.43mil) on Top Overlay And Pad D2-2(2017.677mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1964.528mil,390.32mil)(1964.528mil,508.43mil) on Top Overlay And Pad D2-2(2017.677mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1842.48mil,390.32mil)(1842.48mil,398.194mil) on Top Overlay And Pad D2-1(1852.323mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1842.48mil,500.556mil)(1842.48mil,508.43mil) on Top Overlay And Pad D2-1(1852.323mil,449.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2345mil,549.69mil)(2395mil,549.69mil) on Top Overlay And Pad C38-2(2370mil,584.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2329.252mil,565.438mil)(2329.252mil,601.659mil) on Top Overlay And Pad C38-2(2370mil,584.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2410.748mil,565.438mil)(2410.748mil,601.658mil) on Top Overlay And Pad C38-2(2370mil,584.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2345mil,689.06mil)(2395mil,689.06mil) on Top Overlay And Pad C38-1(2370mil,654.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2329.252mil,637.091mil)(2329.252mil,673.312mil) on Top Overlay And Pad C38-1(2370mil,654.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2410.748mil,637.092mil)(2410.748mil,673.312mil) on Top Overlay And Pad C38-1(2370mil,654.414mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5889.567mil,679.021mil)(5889.567mil,709.729mil) on Top Overlay And Pad C5-1(5919.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,663.273mil)(5934.252mil,663.273mil) on Top Overlay And Pad C5-1(5919.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,725.477mil)(5934.252mil,725.477mil) on Top Overlay And Pad C5-1(5919.685mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,663.273mil)(5994.685mil,663.273mil) on Top Overlay And Pad C5-2(5980.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6010.433mil,679.021mil)(6010.433mil,709.729mil) on Top Overlay And Pad C5-2(5980.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,725.477mil)(5994.685mil,725.477mil) on Top Overlay And Pad C5-2(5980.315mil,694.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5889.567mil,609.021mil)(5889.567mil,639.729mil) on Top Overlay And Pad C6-1(5919.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,593.273mil)(5934.252mil,593.273mil) on Top Overlay And Pad C6-1(5919.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,655.477mil)(5934.252mil,655.477mil) on Top Overlay And Pad C6-1(5919.685mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,593.273mil)(5994.685mil,593.273mil) on Top Overlay And Pad C6-2(5980.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6010.433mil,609.021mil)(6010.433mil,639.729mil) on Top Overlay And Pad C6-2(5980.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,655.477mil)(5994.685mil,655.477mil) on Top Overlay And Pad C6-2(5980.315mil,624.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5889.567mil,539.021mil)(5889.567mil,569.729mil) on Top Overlay And Pad C7-1(5919.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,523.273mil)(5934.252mil,523.273mil) on Top Overlay And Pad C7-1(5919.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,585.477mil)(5934.252mil,585.477mil) on Top Overlay And Pad C7-1(5919.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,523.273mil)(5994.685mil,523.273mil) on Top Overlay And Pad C7-2(5980.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,585.477mil)(5994.685mil,585.477mil) on Top Overlay And Pad C7-2(5980.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6010.433mil,539.021mil)(6010.433mil,569.729mil) on Top Overlay And Pad C7-2(5980.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5889.567mil,469.021mil)(5889.567mil,499.729mil) on Top Overlay And Pad C8-1(5919.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,453.273mil)(5934.252mil,453.273mil) on Top Overlay And Pad C8-1(5919.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5905.315mil,515.477mil)(5934.252mil,515.477mil) on Top Overlay And Pad C8-1(5919.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,453.272mil)(5994.685mil,453.272mil) on Top Overlay And Pad C8-2(5980.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5965.748mil,515.477mil)(5994.685mil,515.477mil) on Top Overlay And Pad C8-2(5980.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6010.433mil,469.021mil)(6010.433mil,499.729mil) on Top Overlay And Pad C8-2(5980.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,668.273mil)(15119.252mil,668.273mil) on Top Overlay And Pad C13-1(15104.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15074.567mil,684.021mil)(15074.567mil,714.729mil) on Top Overlay And Pad C13-1(15104.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,730.477mil)(15119.252mil,730.477mil) on Top Overlay And Pad C13-1(15104.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,668.273mil)(15179.685mil,668.273mil) on Top Overlay And Pad C13-2(15165.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15195.433mil,684.021mil)(15195.433mil,714.729mil) on Top Overlay And Pad C13-2(15165.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,730.477mil)(15179.685mil,730.477mil) on Top Overlay And Pad C13-2(15165.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,598.273mil)(15119.252mil,598.273mil) on Top Overlay And Pad C14-1(15104.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,660.477mil)(15119.252mil,660.477mil) on Top Overlay And Pad C14-1(15104.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15074.567mil,614.021mil)(15074.567mil,644.729mil) on Top Overlay And Pad C14-1(15104.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,598.273mil)(15179.685mil,598.273mil) on Top Overlay And Pad C14-2(15165.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,660.477mil)(15179.685mil,660.477mil) on Top Overlay And Pad C14-2(15165.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15195.433mil,614.021mil)(15195.433mil,644.729mil) on Top Overlay And Pad C14-2(15165.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,528.273mil)(15119.252mil,528.273mil) on Top Overlay And Pad C15-1(15104.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,590.477mil)(15119.252mil,590.477mil) on Top Overlay And Pad C15-1(15104.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15074.567mil,544.021mil)(15074.567mil,574.729mil) on Top Overlay And Pad C15-1(15104.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,528.273mil)(15179.685mil,528.273mil) on Top Overlay And Pad C15-2(15165.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,590.477mil)(15179.685mil,590.477mil) on Top Overlay And Pad C15-2(15165.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15195.433mil,544.021mil)(15195.433mil,574.729mil) on Top Overlay And Pad C15-2(15165.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,458.273mil)(15119.252mil,458.273mil) on Top Overlay And Pad C16-1(15104.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15090.315mil,520.477mil)(15119.252mil,520.477mil) on Top Overlay And Pad C16-1(15104.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15074.567mil,474.021mil)(15074.567mil,504.729mil) on Top Overlay And Pad C16-1(15104.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,458.272mil)(15179.685mil,458.272mil) on Top Overlay And Pad C16-2(15165.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15150.748mil,520.477mil)(15179.685mil,520.477mil) on Top Overlay And Pad C16-2(15165.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15195.433mil,474.021mil)(15195.433mil,504.729mil) on Top Overlay And Pad C16-2(15165.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,458.273mil)(5334.685mil,458.273mil) on Top Overlay And Pad C1-1(5320.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,520.477mil)(5334.685mil,520.477mil) on Top Overlay And Pad C1-1(5320.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5350.433mil,474.021mil)(5350.433mil,504.729mil) on Top Overlay And Pad C1-1(5320.315mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,458.273mil)(5274.252mil,458.273mil) on Top Overlay And Pad C1-2(5259.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,520.477mil)(5274.252mil,520.477mil) on Top Overlay And Pad C1-2(5259.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5229.567mil,474.021mil)(5229.567mil,504.729mil) on Top Overlay And Pad C1-2(5259.685mil,489.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,528.273mil)(5334.685mil,528.273mil) on Top Overlay And Pad C2-1(5320.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,590.477mil)(5334.685mil,590.477mil) on Top Overlay And Pad C2-1(5320.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5350.433mil,544.021mil)(5350.433mil,574.729mil) on Top Overlay And Pad C2-1(5320.315mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,528.273mil)(5274.252mil,528.273mil) on Top Overlay And Pad C2-2(5259.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,590.477mil)(5274.252mil,590.477mil) on Top Overlay And Pad C2-2(5259.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5229.567mil,544.021mil)(5229.567mil,574.729mil) on Top Overlay And Pad C2-2(5259.685mil,559.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,598.273mil)(5334.685mil,598.273mil) on Top Overlay And Pad C3-1(5320.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,660.477mil)(5334.685mil,660.477mil) on Top Overlay And Pad C3-1(5320.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5350.433mil,614.021mil)(5350.433mil,644.729mil) on Top Overlay And Pad C3-1(5320.315mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,598.273mil)(5274.252mil,598.273mil) on Top Overlay And Pad C3-2(5259.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,660.477mil)(5274.252mil,660.477mil) on Top Overlay And Pad C3-2(5259.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5229.567mil,614.021mil)(5229.567mil,644.729mil) on Top Overlay And Pad C3-2(5259.685mil,629.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5350.433mil,684.021mil)(5350.433mil,714.729mil) on Top Overlay And Pad C4-1(5320.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,668.273mil)(5334.685mil,668.273mil) on Top Overlay And Pad C4-1(5320.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5305.748mil,730.477mil)(5334.685mil,730.477mil) on Top Overlay And Pad C4-1(5320.315mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,668.273mil)(5274.252mil,668.273mil) on Top Overlay And Pad C4-2(5259.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5229.567mil,684.021mil)(5229.567mil,714.729mil) on Top Overlay And Pad C4-2(5259.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.315mil,730.477mil)(5274.252mil,730.477mil) on Top Overlay And Pad C4-2(5259.685mil,699.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14420.748mil,453.273mil)(14449.685mil,453.273mil) on Top Overlay And Pad C9-1(14435.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14420.748mil,515.477mil)(14449.685mil,515.477mil) on Top Overlay And Pad C9-1(14435.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14465.433mil,469.021mil)(14465.433mil,499.729mil) on Top Overlay And Pad C9-1(14435.315mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14360.315mil,453.273mil)(14389.252mil,453.273mil) on Top Overlay And Pad C9-2(14374.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14360.315mil,515.477mil)(14389.252mil,515.477mil) on Top Overlay And Pad C9-2(14374.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14344.567mil,469.021mil)(14344.567mil,499.729mil) on Top Overlay And Pad C9-2(14374.685mil,484.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14420.748mil,523.273mil)(14449.685mil,523.273mil) on Top Overlay And Pad C10-1(14435.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14420.748mil,585.477mil)(14449.685mil,585.477mil) on Top Overlay And Pad C10-1(14435.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14465.433mil,539.021mil)(14465.433mil,569.729mil) on Top Overlay And Pad C10-1(14435.315mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14360.315mil,523.273mil)(14389.252mil,523.273mil) on Top Overlay And Pad C10-2(14374.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14360.315mil,585.477mil)(14389.252mil,585.477mil) on Top Overlay And Pad C10-2(14374.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14344.567mil,539.021mil)(14344.567mil,569.729mil) on Top Overlay And Pad C10-2(14374.685mil,554.375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :419

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:00