{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1701150656444 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656462 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656462 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656465 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656470 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656470 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656473 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701150656473 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657277 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657278 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657288 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657288 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657290 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657290 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657292 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657292 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657296 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657296 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h BindKernelMapper.sv(3) " "Verilog HDL info at BindKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657297 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv BindKernelMapper.sv(3) " "Verilog HDL info at BindKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657298 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h CosineSimilarity_F.sv(3) " "Verilog HDL info at CosineSimilarity_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657300 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv CosineSimilarity_F.sv(3) " "Verilog HDL info at CosineSimilarity_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657300 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h SimilarityDirectMapper.sv(3) " "Verilog HDL info at SimilarityDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701150657312 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv SimilarityDirectMapper.sv(3) " "Verilog HDL info at SimilarityDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701150657312 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"BundleKernelMapper\"" {  } {  } 0 0 "Elaborating from top-level entity \"BundleKernelMapper\"" 0 0 "0" 0 0 1701150657446 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "fp_add; fp_compare; fp_mult; fp_div; fp_sqrt; altera_fp_functions_1917 " "Library search order is as follows: \"fp_add; fp_compare; fp_mult; fp_div; fp_sqrt; altera_fp_functions_1917\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1701150657454 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 BundleKernelMapper.sv(133) " "Verilog HDL assignment warning at BundleKernelMapper.sv(133): truncated value with size 32 to match size of target (20)" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 133 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701150657477 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 BundleKernelMapper.sv(136) " "Verilog HDL assignment warning at BundleKernelMapper.sv(136): truncated value with size 32 to match size of target (20)" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 136 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701150657477 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 20 BundleLinearMapper.sv(164) " "Verilog HDL assignment warning at BundleLinearMapper.sv(164): truncated value with size 23 to match size of target (20)" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 164 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701150657650 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 BundleLinearMapper.sv(190) " "Verilog HDL assignment warning at BundleLinearMapper.sv(190): truncated value with size 21 to match size of target (20)" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 190 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701150657650 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "fp_add_altera_fp_functions_1917_vbqzuli normal fp_add_altera_fp_functions_1917_vbqzuli.vhd(37) " "VHDL info at fp_add_altera_fp_functions_1917_vbqzuli.vhd(37): executing entity \"fp_add_altera_fp_functions_1917_vbqzuli\" with architecture \"normal\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 37 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1701150657654 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(387) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(387): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 387 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657658 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(411) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(411): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 411 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657659 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(562) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(562): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 562 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657661 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(588) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(588): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 588 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657661 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(605) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(605): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 605 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657661 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(622) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(622): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 622 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657661 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(645) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(645): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 645 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657662 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "dspba_delay(width=1)(1,5) delay dspba_library.vhd(145) " "VHDL info at dspba_library.vhd(145): executing entity \"dspba_delay(width=1)(1,5)\" with architecture \"delay\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" 145 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1701150657664 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "dspba_reg(width=1,init_value=\"0\")(0,0)(1,5) reg dspba_library.vhd(19) " "VHDL info at dspba_library.vhd(19): executing entity \"dspba_reg(width=1,init_value=\"0\")(0,0)(1,5)\" with architecture \"reg\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" 19 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1701150657664 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(753) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(753): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 753 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657664 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(771) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(771): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 771 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657664 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(789) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(789): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 789 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657665 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(807) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(807): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 807 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657665 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1108) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1108): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1108 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657666 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1121) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1121): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1121 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657666 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1140) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1140): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1140 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657667 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1318) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1318): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1318 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657668 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1407) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1407): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1407 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657669 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1429) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1429): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1429 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657669 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1443) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1443): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1443 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657669 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1463) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1463): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1463 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657670 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "fp_compare_altera_fp_functions_1917_bazjwmi normal fp_compare_altera_fp_functions_1917_bazjwmi.vhd(38) " "VHDL info at fp_compare_altera_fp_functions_1917_bazjwmi.vhd(38): executing entity \"fp_compare_altera_fp_functions_1917_bazjwmi\" with architecture \"normal\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd" 38 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1701150657680 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_compare_altera_fp_functions_1917_bazjwmi.vhd(223) " "VHDL Case Statement information at fp_compare_altera_fp_functions_1917_bazjwmi.vhd(223): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd" 223 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657681 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_compare_altera_fp_functions_1917_bazjwmi.vhd(295) " "VHDL Case Statement information at fp_compare_altera_fp_functions_1917_bazjwmi.vhd(295): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd" 295 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1701150657682 ""}
{ "Info" "0" "" "Found 34 design entities" {  } {  } 0 0 "Found 34 design entities" 0 0 "0" 0 0 1701150658139 ""}
{ "Info" "0" "" "There are 133 partitions after elaboration." {  } {  } 0 0 "There are 133 partitions after elaboration." 0 0 "0" 0 0 1701150658595 ""}
