OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   scm
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     436977
Number of terminals:      53
Number of snets:          2
Number of nets:           17653

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 159.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1288678.
[INFO DRT-0033] V1 shape region query size = 1015828.
[INFO DRT-0033] M2 shape region query size = 36587.
[INFO DRT-0033] V2 shape region query size = 9585.
[INFO DRT-0033] M3 shape region query size = 19170.
[INFO DRT-0033] V3 shape region query size = 6390.
[INFO DRT-0033] M4 shape region query size = 16018.
[INFO DRT-0033] V4 shape region query size = 6390.
[INFO DRT-0033] M5 shape region query size = 6562.
[INFO DRT-0033] V5 shape region query size = 288.
[INFO DRT-0033] M6 shape region query size = 160.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 516 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 149 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 17616 groups.
#scanned instances     = 436977
#unique  instances     = 155
#stdCellGenAp          = 5068
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 4473
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 63864
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:17, memory = 869.87 (MB), peak = 869.87 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     207052

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 185 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 185 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 59159.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 52717.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 43946.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 21889.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 5077.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 2087.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 46.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 108228 vertical wires in 4 frboxes and 76693 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 8637 vertical wires in 4 frboxes and 9264 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:07, memory = 1499.21 (MB), peak = 1499.21 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.82 (MB), peak = 1502.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 3491.15 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 5367.09 (MB).
    Completing 30% with 2021 violations.
    elapsed time = 00:00:28, memory = 6174.00 (MB).
    Completing 40% with 2021 violations.
    elapsed time = 00:00:42, memory = 6338.71 (MB).
    Completing 50% with 2021 violations.
    elapsed time = 00:00:54, memory = 6456.63 (MB).
    Completing 60% with 3904 violations.
    elapsed time = 00:01:07, memory = 6848.71 (MB).
    Completing 70% with 3904 violations.
    elapsed time = 00:01:23, memory = 6956.36 (MB).
    Completing 80% with 5357 violations.
    elapsed time = 00:01:36, memory = 7123.19 (MB).
    Completing 90% with 5357 violations.
    elapsed time = 00:01:55, memory = 7389.23 (MB).
    Completing 100% with 6721 violations.
    elapsed time = 00:02:14, memory = 6805.96 (MB).
[INFO DRT-0199]   Number of violations = 16950.
[INFO DRT-0267] cpu time = 00:38:01, elapsed time = 00:02:16, memory = 7056.81 (MB), peak = 7655.60 (MB)
Total wire length = 122526 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11845 um.
Total wire length on LAYER M3 = 47796 um.
Total wire length on LAYER M4 = 38943 um.
Total wire length on LAYER M5 = 12787 um.
Total wire length on LAYER M6 = 10732 um.
Total wire length on LAYER M7 = 422 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 203425.
Up-via summary (total 203425):.

-----------------
 Active         0
     M1     63831
     M2     86624
     M3     39992
     M4      8596
     M5      4135
     M6       247
     M7         0
     M8         0
     M9         0
-----------------
           203425


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16950 violations.
    elapsed time = 00:00:09, memory = 8040.71 (MB).
    Completing 20% with 16950 violations.
    elapsed time = 00:00:26, memory = 8149.86 (MB).
    Completing 30% with 12035 violations.
    elapsed time = 00:00:40, memory = 8199.95 (MB).
    Completing 40% with 12035 violations.
    elapsed time = 00:00:56, memory = 8407.75 (MB).
    Completing 50% with 12035 violations.
    elapsed time = 00:01:13, memory = 7968.65 (MB).
    Completing 60% with 8111 violations.
    elapsed time = 00:01:27, memory = 8518.43 (MB).
    Completing 70% with 8111 violations.
    elapsed time = 00:01:43, memory = 8542.99 (MB).
    Completing 80% with 4333 violations.
    elapsed time = 00:01:59, memory = 8468.70 (MB).
    Completing 90% with 4333 violations.
    elapsed time = 00:02:17, memory = 8691.32 (MB).
    Completing 100% with 1219 violations.
    elapsed time = 00:02:37, memory = 8000.12 (MB).
[INFO DRT-0199]   Number of violations = 7401.
[INFO DRT-0267] cpu time = 00:44:29, elapsed time = 00:02:39, memory = 8066.89 (MB), peak = 8853.64 (MB)
Total wire length = 122121 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11956 um.
Total wire length on LAYER M3 = 47651 um.
Total wire length on LAYER M4 = 38673 um.
Total wire length on LAYER M5 = 12709 um.
Total wire length on LAYER M6 = 10711 um.
Total wire length on LAYER M7 = 419 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200657.
Up-via summary (total 200657):.

-----------------
 Active         0
     M1     63831
     M2     85067
     M3     39168
     M4      8418
     M5      3966
     M6       207
     M7         0
     M8         0
     M9         0
-----------------
           200657


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7401 violations.
    elapsed time = 00:00:08, memory = 8953.50 (MB).
    Completing 20% with 7401 violations.
    elapsed time = 00:00:26, memory = 8998.00 (MB).
    Completing 30% with 5660 violations.
    elapsed time = 00:00:35, memory = 8118.13 (MB).
    Completing 40% with 5660 violations.
    elapsed time = 00:00:54, memory = 9046.16 (MB).
    Completing 50% with 5660 violations.
    elapsed time = 00:01:08, memory = 8182.36 (MB).
    Completing 60% with 3721 violations.
    elapsed time = 00:01:22, memory = 9103.26 (MB).
    Completing 70% with 3721 violations.
    elapsed time = 00:01:39, memory = 9081.61 (MB).
    Completing 80% with 2901 violations.
    elapsed time = 00:01:49, memory = 8378.50 (MB).
    Completing 90% with 2901 violations.
    elapsed time = 00:02:10, memory = 9351.96 (MB).
    Completing 100% with 1789 violations.
    elapsed time = 00:02:27, memory = 8607.61 (MB).
[INFO DRT-0199]   Number of violations = 7555.
[INFO DRT-0267] cpu time = 00:40:49, elapsed time = 00:02:29, memory = 8669.23 (MB), peak = 9404.96 (MB)
Total wire length = 121847 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11948 um.
Total wire length on LAYER M3 = 47521 um.
Total wire length on LAYER M4 = 38603 um.
Total wire length on LAYER M5 = 12667 um.
Total wire length on LAYER M6 = 10680 um.
Total wire length on LAYER M7 = 425 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 199971.
Up-via summary (total 199971):.

-----------------
 Active         0
     M1     63831
     M2     84699
     M3     38836
     M4      8443
     M5      3959
     M6       203
     M7         0
     M8         0
     M9         0
-----------------
           199971


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7555 violations.
    elapsed time = 00:00:05, memory = 9556.04 (MB).
    Completing 20% with 7555 violations.
    elapsed time = 00:00:17, memory = 9602.96 (MB).
    Completing 30% with 5350 violations.
    elapsed time = 00:00:29, memory = 9027.55 (MB).
    Completing 40% with 5350 violations.
    elapsed time = 00:00:39, memory = 9965.38 (MB).
    Completing 50% with 5350 violations.
    elapsed time = 00:00:48, memory = 9911.43 (MB).
    Completing 60% with 3952 violations.
    elapsed time = 00:01:02, memory = 10250.15 (MB).
    Completing 70% with 3952 violations.
    elapsed time = 00:01:14, memory = 10253.04 (MB).
    Completing 80% with 1662 violations.
    elapsed time = 00:01:32, memory = 9792.85 (MB).
    Completing 90% with 1662 violations.
    elapsed time = 00:01:43, memory = 10693.49 (MB).
    Completing 100% with 259 violations.
    elapsed time = 00:02:02, memory = 9950.24 (MB).
[INFO DRT-0199]   Number of violations = 271.
[INFO DRT-0267] cpu time = 00:29:34, elapsed time = 00:02:03, memory = 9981.18 (MB), peak = 10812.52 (MB)
Total wire length = 121878 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12082 um.
Total wire length on LAYER M3 = 47473 um.
Total wire length on LAYER M4 = 38511 um.
Total wire length on LAYER M5 = 12706 um.
Total wire length on LAYER M6 = 10681 um.
Total wire length on LAYER M7 = 423 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 199716.
Up-via summary (total 199716):.

-----------------
 Active         0
     M1     63831
     M2     84830
     M3     38457
     M4      8438
     M5      3961
     M6       199
     M7         0
     M8         0
     M9         0
-----------------
           199716


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 271 violations.
    elapsed time = 00:00:00, memory = 9981.18 (MB).
    Completing 20% with 271 violations.
    elapsed time = 00:00:00, memory = 9981.18 (MB).
    Completing 30% with 224 violations.
    elapsed time = 00:00:10, memory = 9981.19 (MB).
    Completing 40% with 224 violations.
    elapsed time = 00:00:10, memory = 9981.19 (MB).
    Completing 50% with 224 violations.
    elapsed time = 00:00:10, memory = 9981.19 (MB).
    Completing 60% with 183 violations.
    elapsed time = 00:00:17, memory = 9981.19 (MB).
    Completing 70% with 183 violations.
    elapsed time = 00:00:17, memory = 9981.19 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:25, memory = 9981.19 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:25, memory = 9981.19 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:37, memory = 9981.19 (MB).
[INFO DRT-0199]   Number of violations = 35.
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:38, memory = 9984.02 (MB), peak = 10812.52 (MB)
Total wire length = 121881 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12087 um.
Total wire length on LAYER M3 = 47473 um.
Total wire length on LAYER M4 = 38497 um.
Total wire length on LAYER M5 = 12707 um.
Total wire length on LAYER M6 = 10691 um.
Total wire length on LAYER M7 = 423 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 199687.
Up-via summary (total 199687):.

-----------------
 Active         0
     M1     63831
     M2     84824
     M3     38418
     M4      8440
     M5      3975
     M6       199
     M7         0
     M8         0
     M9         0
-----------------
           199687


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 9984.02 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 9984.02 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:03, memory = 9984.02 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:03, memory = 9984.02 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:03, memory = 9984.02 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:05, memory = 9984.02 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:05, memory = 9984.02 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:07, memory = 9984.02 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:07, memory = 9984.02 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:13, memory = 9984.02 (MB).
[INFO DRT-0199]   Number of violations = 9.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:13, memory = 9984.02 (MB), peak = 10812.52 (MB)
Total wire length = 121881 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12088 um.
Total wire length on LAYER M3 = 47474 um.
Total wire length on LAYER M4 = 38497 um.
Total wire length on LAYER M5 = 12706 um.
Total wire length on LAYER M6 = 10691 um.
Total wire length on LAYER M7 = 423 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 199693.
Up-via summary (total 199693):.

-----------------
 Active         0
     M1     63831
     M2     84827
     M3     38422
     M4      8439
     M5      3975
     M6       199
     M7         0
     M8         0
     M9         0
-----------------
           199693


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 9984.02 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 9984.02 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:02, memory = 9984.02 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:02, memory = 9984.02 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:02, memory = 9984.02 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:03, memory = 9984.02 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 9984.02 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:05, memory = 9984.02 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:05, memory = 9984.02 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 9984.02 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 9987.12 (MB), peak = 10812.52 (MB)
Total wire length = 121881 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12089 um.
Total wire length on LAYER M3 = 47474 um.
Total wire length on LAYER M4 = 38496 um.
Total wire length on LAYER M5 = 12706 um.
Total wire length on LAYER M6 = 10691 um.
Total wire length on LAYER M7 = 423 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 199697.
Up-via summary (total 199697):.

-----------------
 Active         0
     M1     63831
     M2     84831
     M3     38422
     M4      8439
     M5      3975
     M6       199
     M7         0
     M8         0
     M9         0
-----------------
           199697


[INFO DRT-0198] Complete detail routing.
Total wire length = 121881 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12089 um.
Total wire length on LAYER M3 = 47474 um.
Total wire length on LAYER M4 = 38496 um.
Total wire length on LAYER M5 = 12706 um.
Total wire length on LAYER M6 = 10691 um.
Total wire length on LAYER M7 = 423 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 199697.
Up-via summary (total 199697):.

-----------------
 Active         0
     M1     63831
     M2     84831
     M3     38422
     M4      8439
     M5      3975
     M6       199
     M7         0
     M8         0
     M9         0
-----------------
           199697


[INFO DRT-0267] cpu time = 02:36:56, elapsed time = 00:10:30, memory = 9987.12 (MB), peak = 10812.52 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 11:05.84[h:]min:sec. CPU time: user 9597.83 sys 58.49 (1450%). Peak memory: 11072024KB.
