Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 24 16:57:02 2019
| Host         : inyo running 64-bit Pop!_OS 18.10
| Command      : report_control_sets -verbose -file mmap_wrapper_control_sets_placed.rpt
| Design       : mmap_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   130 |
| Unused register locations in slices containing registers |   220 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |            8 |
|      5 |            3 |
|      6 |            2 |
|      8 |           69 |
|      9 |            3 |
|     10 |            3 |
|     11 |            3 |
|     12 |            1 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           32 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             278 |           95 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              82 |           35 |
| Yes          | No                    | No                     |            5277 |          982 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             593 |          162 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  mmap_i/clk_wiz/inst/clk_out1               |                                                                                                                                                            | mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                                                                          |                1 |              2 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                   |                1 |              2 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | mmap_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  mmap_i/clk_wiz/inst/clk_out1               | mmap_i/graphics_pipeline/gslice/inst/g/pixel_buffer_sel_repN_1                                                                                             |                                                                                                                                                   |                1 |              4 |
|  mmap_i/clk_wiz/inst/clk_out1               | mmap_i/display/buffer_mux_0/buffer_1_enb                                                                                                                   |                                                                                                                                                   |                1 |              4 |
|  mmap_i/clk_wiz/inst/clk_out1               |                                                                                                                                                            | mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                      |                1 |              4 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/axi_arready0                                                                          | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              4 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/axi_awready0                                                                          | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              4 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              6 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | mmap_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/p_1_in[31]                                                                            | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/p_1_in[23]                                                                            | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/p_1_in[15]                                                                            | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/p_1_in[7]                                                                             | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                   |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg15[15]_i_2_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                5 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                3 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                   | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                1 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                  | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                 | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |                2 |              8 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/q1[8]_i_1_n_0                                                                                                       |                                                                                                                                                   |                5 |              9 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/dq0[8]_i_1_n_0                                                                                                      |                                                                                                                                                   |                8 |              9 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/q0[8]_i_1_n_0                                                                                                       |                                                                                                                                                   |                6 |              9 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  mmap_i/clk_wiz/inst/clk_out1               |                                                                                                                                                            | mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                   |                3 |             10 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nd_to_rdy/wr_enable                                                                                        |                                                                                                                                                   |                2 |             10 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/D[10]_i_1_n_0                                                                                                       |                                                                                                                                                   |                3 |             11 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_outfifo.i_output_fifo/fifo0/rd_enable                                                                      |                                                                                                                                                   |                3 |             11 |
|  mmap_i/clk_wiz/inst/clk_out1               | mmap_i/display/videogen/inst/hreset                                                                                                                        | mmap_i/display/videogen/inst/vcount0                                                                                                              |                3 |             11 |
|  mmap_i/clk_wiz/inst/clk_out1               |                                                                                                                                                            | mmap_i/display/videogen/inst/hreset                                                                                                               |                3 |             12 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                4 |             13 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                   |                2 |             14 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                2 |             14 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_has_input_skid.i_2to1/p_18_in                                                                              |                                                                                                                                                   |                2 |             16 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_wr                                                                            |                                                                                                                                                   |                4 |             16 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/p_18_in                                                                              |                                                                                                                                                   |                3 |             16 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_wr                                                                            |                                                                                                                                                   |                4 |             16 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                   |                3 |             16 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                   |                6 |             17 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/x1[8]_i_1_n_0                                                                                                       |                                                                                                                                                   |               10 |             18 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/address[17]_i_1_n_0                                                                                                 |                                                                                                                                                   |               12 |             18 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/gslice/inst/g/dq1_0                                                                                                               |                                                                                                                                                   |               11 |             18 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                   |                6 |             21 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata[20]_i_1_n_0                                                                                       |                                                                                                                                                   |                6 |             24 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                   |                5 |             28 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |                5 |             28 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |                5 |             28 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |                5 |             28 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                       | mmap_i/matrix_provider/inst/slv_reg15[15]_i_1_n_0                                                                                                 |               32 |             32 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |                9 |             32 |
|  mmap_i/clk_wiz/inst/clk_out1               |                                                                                                                                                            | mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                       |               16 |             32 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                            |                                                                                                                                                   |                8 |             33 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_has_input_skid.i_2to1/p_32_in                                                                              |                                                                                                                                                   |                6 |             33 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/p_32_in                                                                              |                                                                                                                                                   |                5 |             33 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                            |                                                                                                                                                   |                5 |             33 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |               10 |             45 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |                8 |             45 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nd_to_rdy/wr_enable                                                                                        |                                                                                                                                                   |                7 |             49 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/rd_enable                                                                      |                                                                                                                                                   |                8 |             50 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/dim_convert_0/inst/w1_tready_0                                                                                                    |                                                                                                                                                   |               22 |             91 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/dim_convert_0/inst/m000__0                                                                                                        |                                                                                                                                                   |               29 |             96 |
|  mmap_i/clk_wiz/inst/clk_out1               |                                                                                                                                                            |                                                                                                                                                   |               42 |            114 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                   |               54 |            165 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                      |                                                                                                                                                   |              375 |           2169 |
|  mmap_i/processing_system7_0/inst/FCLK_CLK0 | mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                      |                                                                                                                                                   |              381 |           2256 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


