#Clock Source
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]

#Uart
set_property -dict { PACKAGE_PIN D10   IOSTANDARD LVCMOS33 } [get_ports { TX }];
#set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS33} [get_ports RX];

#Buttons
set_property -dict { PACKAGE_PIN D9    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[0] }];
set_property -dict { PACKAGE_PIN C9    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[1] }];
set_property -dict { PACKAGE_PIN B9    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[2] }];
set_property -dict { PACKAGE_PIN B8    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[3] }];

create_pblock pblock_clk_div
add_cells_to_pblock [get_pblocks pblock_clk_div] [get_cells -quiet [list clk_div]]
resize_pblock [get_pblocks pblock_clk_div] -add {SLICE_X36Y134:SLICE_X57Y149}
resize_pblock [get_pblocks pblock_clk_div] -add {RAMB18_X1Y54:RAMB18_X1Y59}
resize_pblock [get_pblocks pblock_clk_div] -add {RAMB36_X1Y27:RAMB36_X1Y29}
set_property BEL MMCME2_ADV [get_cells clk_div/MMCME2_ADV_inst]
set_property LOC MMCME2_ADV_X1Y1 [get_cells clk_div/MMCME2_ADV_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_clk_div]

create_pblock pblock_uart_ctrl
add_cells_to_pblock [get_pblocks pblock_uart_ctrl] [get_cells -quiet [list uart_ctrl]]
resize_pblock [get_pblocks pblock_uart_ctrl] -add {SLICE_X36Y118:SLICE_X57Y133}
resize_pblock [get_pblocks pblock_uart_ctrl] -add {RAMB18_X1Y50:RAMB18_X1Y51}
resize_pblock [get_pblocks pblock_uart_ctrl] -add {RAMB36_X1Y25:RAMB36_X1Y25}
set_property SNAPPING_MODE ON [get_pblocks pblock_uart_ctrl]

create_pblock pblock_rram_ctrl
add_cells_to_pblock [get_pblocks pblock_rram_ctrl] [get_cells -quiet [list rram_ctrl instdb]]
resize_pblock [get_pblocks pblock_rram_ctrl] -add {SLICE_X36Y0:SLICE_X65Y99}
resize_pblock [get_pblocks pblock_rram_ctrl] -add {RAMB18_X1Y0:RAMB18_X2Y39}
resize_pblock [get_pblocks pblock_rram_ctrl] -add {RAMB36_X1Y0:RAMB36_X2Y19}
set_property SNAPPING_MODE ON [get_pblocks pblock_rram_ctrl]

set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y100 	[get_cells {rram_ctrl/rram/genblk1[0].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y100 	[get_cells {rram_ctrl/rram/genblk1[0].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y100 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y100 	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_1}]
set_property LOC SLICE_X25Y100 	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_2}]
set_property LOC SLICE_X20Y100 	[get_cells {rram_ctrl/rram/genblk1[0].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y101 	[get_cells {rram_ctrl/rram/genblk1[1].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y101 	[get_cells {rram_ctrl/rram/genblk1[1].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y101 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y101 	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_1}]
set_property LOC SLICE_X25Y101 	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_2}]
set_property LOC SLICE_X20Y101 	[get_cells {rram_ctrl/rram/genblk1[1].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y102 	[get_cells {rram_ctrl/rram/genblk1[2].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y102 	[get_cells {rram_ctrl/rram/genblk1[2].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y102 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y102 	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_1}]
set_property LOC SLICE_X25Y102 	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_2}]
set_property LOC SLICE_X20Y102 	[get_cells {rram_ctrl/rram/genblk1[2].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y103 	[get_cells {rram_ctrl/rram/genblk1[3].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y103 	[get_cells {rram_ctrl/rram/genblk1[3].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y103 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y103 	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_1}]
set_property LOC SLICE_X25Y103 	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_2}]
set_property LOC SLICE_X20Y103 	[get_cells {rram_ctrl/rram/genblk1[3].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y104 	[get_cells {rram_ctrl/rram/genblk1[4].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y104 	[get_cells {rram_ctrl/rram/genblk1[4].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y104 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y104 	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_1}]
set_property LOC SLICE_X25Y104 	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_2}]
set_property LOC SLICE_X20Y104 	[get_cells {rram_ctrl/rram/genblk1[4].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y105 	[get_cells {rram_ctrl/rram/genblk1[5].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y105 	[get_cells {rram_ctrl/rram/genblk1[5].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y105 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y105 	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_1}]
set_property LOC SLICE_X25Y105 	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_2}]
set_property LOC SLICE_X20Y105 	[get_cells {rram_ctrl/rram/genblk1[5].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y106 	[get_cells {rram_ctrl/rram/genblk1[6].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y106 	[get_cells {rram_ctrl/rram/genblk1[6].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y106 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y106 	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_1}]
set_property LOC SLICE_X25Y106 	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_2}]
set_property LOC SLICE_X20Y106 	[get_cells {rram_ctrl/rram/genblk1[6].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y107 	[get_cells {rram_ctrl/rram/genblk1[7].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y107 	[get_cells {rram_ctrl/rram/genblk1[7].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y107 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y107 	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_1}]
set_property LOC SLICE_X25Y107 	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_2}]
set_property LOC SLICE_X20Y107 	[get_cells {rram_ctrl/rram/genblk1[7].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y108 	[get_cells {rram_ctrl/rram/genblk1[8].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y108 	[get_cells {rram_ctrl/rram/genblk1[8].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y108 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y108 	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_1}]
set_property LOC SLICE_X25Y108 	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_2}]
set_property LOC SLICE_X20Y108 	[get_cells {rram_ctrl/rram/genblk1[8].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y109 	[get_cells {rram_ctrl/rram/genblk1[9].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y109 	[get_cells {rram_ctrl/rram/genblk1[9].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y109 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y109 	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_1}]
set_property LOC SLICE_X25Y109 	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_2}]
set_property LOC SLICE_X20Y109 	[get_cells {rram_ctrl/rram/genblk1[9].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y110 	[get_cells {rram_ctrl/rram/genblk1[10].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y110 	[get_cells {rram_ctrl/rram/genblk1[10].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y110 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y110 	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_1}]
set_property LOC SLICE_X25Y110 	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_2}]
set_property LOC SLICE_X20Y110 	[get_cells {rram_ctrl/rram/genblk1[10].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y111 	[get_cells {rram_ctrl/rram/genblk1[11].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y111 	[get_cells {rram_ctrl/rram/genblk1[11].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y111 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y111 	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_1}]
set_property LOC SLICE_X25Y111 	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_2}]
set_property LOC SLICE_X20Y111 	[get_cells {rram_ctrl/rram/genblk1[11].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y112 	[get_cells {rram_ctrl/rram/genblk1[12].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y112 	[get_cells {rram_ctrl/rram/genblk1[12].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y112 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y112 	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_1}]
set_property LOC SLICE_X25Y112 	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_2}]
set_property LOC SLICE_X20Y112 	[get_cells {rram_ctrl/rram/genblk1[12].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y113 	[get_cells {rram_ctrl/rram/genblk1[13].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y113 	[get_cells {rram_ctrl/rram/genblk1[13].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y113 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y113 	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_1}]
set_property LOC SLICE_X25Y113 	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_2}]
set_property LOC SLICE_X20Y113 	[get_cells {rram_ctrl/rram/genblk1[13].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y114 	[get_cells {rram_ctrl/rram/genblk1[14].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y114 	[get_cells {rram_ctrl/rram/genblk1[14].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y114 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y114 	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_1}]
set_property LOC SLICE_X25Y114 	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_2}]
set_property LOC SLICE_X20Y114 	[get_cells {rram_ctrl/rram/genblk1[14].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y115 	[get_cells {rram_ctrl/rram/genblk1[15].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y115 	[get_cells {rram_ctrl/rram/genblk1[15].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y115 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y115 	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_1}]
set_property LOC SLICE_X25Y115 	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_2}]
set_property LOC SLICE_X20Y115 	[get_cells {rram_ctrl/rram/genblk1[15].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y116 	[get_cells {rram_ctrl/rram/genblk1[16].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y116 	[get_cells {rram_ctrl/rram/genblk1[16].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y116 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y116 	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_1}]
set_property LOC SLICE_X25Y116 	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_2}]
set_property LOC SLICE_X20Y116 	[get_cells {rram_ctrl/rram/genblk1[16].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y117 	[get_cells {rram_ctrl/rram/genblk1[17].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y117 	[get_cells {rram_ctrl/rram/genblk1[17].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y117 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y117 	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_1}]
set_property LOC SLICE_X25Y117 	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_2}]
set_property LOC SLICE_X20Y117 	[get_cells {rram_ctrl/rram/genblk1[17].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y118 	[get_cells {rram_ctrl/rram/genblk1[18].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y118 	[get_cells {rram_ctrl/rram/genblk1[18].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y118 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y118 	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_1}]
set_property LOC SLICE_X25Y118 	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_2}]
set_property LOC SLICE_X20Y118 	[get_cells {rram_ctrl/rram/genblk1[18].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y119 	[get_cells {rram_ctrl/rram/genblk1[19].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y119 	[get_cells {rram_ctrl/rram/genblk1[19].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y119 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y119 	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_1}]
set_property LOC SLICE_X25Y119 	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_2}]
set_property LOC SLICE_X20Y119 	[get_cells {rram_ctrl/rram/genblk1[19].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y120 	[get_cells {rram_ctrl/rram/genblk1[20].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y120 	[get_cells {rram_ctrl/rram/genblk1[20].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y120 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y120 	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_1}]
set_property LOC SLICE_X25Y120 	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_2}]
set_property LOC SLICE_X20Y120 	[get_cells {rram_ctrl/rram/genblk1[20].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y121 	[get_cells {rram_ctrl/rram/genblk1[21].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y121 	[get_cells {rram_ctrl/rram/genblk1[21].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y121 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y121 	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_1}]
set_property LOC SLICE_X25Y121 	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_2}]
set_property LOC SLICE_X20Y121 	[get_cells {rram_ctrl/rram/genblk1[21].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y122 	[get_cells {rram_ctrl/rram/genblk1[22].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y122 	[get_cells {rram_ctrl/rram/genblk1[22].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y122 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y122 	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_1}]
set_property LOC SLICE_X25Y122 	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_2}]
set_property LOC SLICE_X20Y122 	[get_cells {rram_ctrl/rram/genblk1[22].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y123 	[get_cells {rram_ctrl/rram/genblk1[23].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y123 	[get_cells {rram_ctrl/rram/genblk1[23].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y123 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y123 	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_1}]
set_property LOC SLICE_X25Y123 	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_2}]
set_property LOC SLICE_X20Y123 	[get_cells {rram_ctrl/rram/genblk1[23].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y124 	[get_cells {rram_ctrl/rram/genblk1[24].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y124 	[get_cells {rram_ctrl/rram/genblk1[24].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y124 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y124 	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_1}]
set_property LOC SLICE_X25Y124 	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_2}]
set_property LOC SLICE_X20Y124 	[get_cells {rram_ctrl/rram/genblk1[24].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y125 	[get_cells {rram_ctrl/rram/genblk1[25].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y125 	[get_cells {rram_ctrl/rram/genblk1[25].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y125 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y125 	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_1}]
set_property LOC SLICE_X25Y125 	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_2}]
set_property LOC SLICE_X20Y125 	[get_cells {rram_ctrl/rram/genblk1[25].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y126 	[get_cells {rram_ctrl/rram/genblk1[26].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y126 	[get_cells {rram_ctrl/rram/genblk1[26].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y126 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y126 	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_1}]
set_property LOC SLICE_X25Y126 	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_2}]
set_property LOC SLICE_X20Y126 	[get_cells {rram_ctrl/rram/genblk1[26].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y127 	[get_cells {rram_ctrl/rram/genblk1[27].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y127 	[get_cells {rram_ctrl/rram/genblk1[27].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y127 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y127 	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_1}]
set_property LOC SLICE_X25Y127 	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_2}]
set_property LOC SLICE_X20Y127 	[get_cells {rram_ctrl/rram/genblk1[27].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y128 	[get_cells {rram_ctrl/rram/genblk1[28].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y128 	[get_cells {rram_ctrl/rram/genblk1[28].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y128 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y128 	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_1}]
set_property LOC SLICE_X25Y128 	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_2}]
set_property LOC SLICE_X20Y128 	[get_cells {rram_ctrl/rram/genblk1[28].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y129 	[get_cells {rram_ctrl/rram/genblk1[29].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y129 	[get_cells {rram_ctrl/rram/genblk1[29].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y129 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y129 	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_1}]
set_property LOC SLICE_X25Y129 	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_2}]
set_property LOC SLICE_X20Y129 	[get_cells {rram_ctrl/rram/genblk1[29].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y130 	[get_cells {rram_ctrl/rram/genblk1[30].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y130 	[get_cells {rram_ctrl/rram/genblk1[30].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y130 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y130 	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_1}]
set_property LOC SLICE_X25Y130 	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_2}]
set_property LOC SLICE_X20Y130 	[get_cells {rram_ctrl/rram/genblk1[30].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y131 	[get_cells {rram_ctrl/rram/genblk1[31].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y131 	[get_cells {rram_ctrl/rram/genblk1[31].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y131 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y131 	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_1}]
set_property LOC SLICE_X25Y131 	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_2}]
set_property LOC SLICE_X20Y131 	[get_cells {rram_ctrl/rram/genblk1[31].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y132 	[get_cells {rram_ctrl/rram/genblk1[32].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y132 	[get_cells {rram_ctrl/rram/genblk1[32].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y132 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y132 	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_1}]
set_property LOC SLICE_X25Y132 	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_2}]
set_property LOC SLICE_X20Y132 	[get_cells {rram_ctrl/rram/genblk1[32].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y133 	[get_cells {rram_ctrl/rram/genblk1[33].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y133 	[get_cells {rram_ctrl/rram/genblk1[33].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y133 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y133 	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_1}]
set_property LOC SLICE_X25Y133 	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_2}]
set_property LOC SLICE_X20Y133 	[get_cells {rram_ctrl/rram/genblk1[33].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y134 	[get_cells {rram_ctrl/rram/genblk1[34].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y134 	[get_cells {rram_ctrl/rram/genblk1[34].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y134 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y134 	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_1}]
set_property LOC SLICE_X25Y134 	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_2}]
set_property LOC SLICE_X20Y134 	[get_cells {rram_ctrl/rram/genblk1[34].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y135 	[get_cells {rram_ctrl/rram/genblk1[35].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y135 	[get_cells {rram_ctrl/rram/genblk1[35].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y135 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y135 	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_1}]
set_property LOC SLICE_X25Y135 	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_2}]
set_property LOC SLICE_X20Y135 	[get_cells {rram_ctrl/rram/genblk1[35].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y136 	[get_cells {rram_ctrl/rram/genblk1[36].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y136 	[get_cells {rram_ctrl/rram/genblk1[36].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y136 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y136 	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_1}]
set_property LOC SLICE_X25Y136 	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_2}]
set_property LOC SLICE_X20Y136 	[get_cells {rram_ctrl/rram/genblk1[36].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y137 	[get_cells {rram_ctrl/rram/genblk1[37].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y137 	[get_cells {rram_ctrl/rram/genblk1[37].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y137 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y137 	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_1}]
set_property LOC SLICE_X25Y137 	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_2}]
set_property LOC SLICE_X20Y137 	[get_cells {rram_ctrl/rram/genblk1[37].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y138 	[get_cells {rram_ctrl/rram/genblk1[38].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y138 	[get_cells {rram_ctrl/rram/genblk1[38].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y138 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y138 	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_1}]
set_property LOC SLICE_X25Y138 	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_2}]
set_property LOC SLICE_X20Y138 	[get_cells {rram_ctrl/rram/genblk1[38].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y139 	[get_cells {rram_ctrl/rram/genblk1[39].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y139 	[get_cells {rram_ctrl/rram/genblk1[39].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y139 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y139 	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_1}]
set_property LOC SLICE_X25Y139 	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_2}]
set_property LOC SLICE_X20Y139 	[get_cells {rram_ctrl/rram/genblk1[39].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y140 	[get_cells {rram_ctrl/rram/genblk1[40].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y140 	[get_cells {rram_ctrl/rram/genblk1[40].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y140 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y140 	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_1}]
set_property LOC SLICE_X25Y140 	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_2}]
set_property LOC SLICE_X20Y140 	[get_cells {rram_ctrl/rram/genblk1[40].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y141 	[get_cells {rram_ctrl/rram/genblk1[41].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y141 	[get_cells {rram_ctrl/rram/genblk1[41].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y141 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y141 	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_1}]
set_property LOC SLICE_X25Y141 	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_2}]
set_property LOC SLICE_X20Y141 	[get_cells {rram_ctrl/rram/genblk1[41].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y142 	[get_cells {rram_ctrl/rram/genblk1[42].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y142 	[get_cells {rram_ctrl/rram/genblk1[42].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y142 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y142 	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_1}]
set_property LOC SLICE_X25Y142 	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_2}]
set_property LOC SLICE_X20Y142 	[get_cells {rram_ctrl/rram/genblk1[42].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y143 	[get_cells {rram_ctrl/rram/genblk1[43].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y143 	[get_cells {rram_ctrl/rram/genblk1[43].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y143 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y143 	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_1}]
set_property LOC SLICE_X25Y143 	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_2}]
set_property LOC SLICE_X20Y143 	[get_cells {rram_ctrl/rram/genblk1[43].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y144 	[get_cells {rram_ctrl/rram/genblk1[44].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y144 	[get_cells {rram_ctrl/rram/genblk1[44].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y144 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y144 	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_1}]
set_property LOC SLICE_X25Y144 	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_2}]
set_property LOC SLICE_X20Y144 	[get_cells {rram_ctrl/rram/genblk1[44].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y145 	[get_cells {rram_ctrl/rram/genblk1[45].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y145 	[get_cells {rram_ctrl/rram/genblk1[45].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y145 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y145 	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_1}]
set_property LOC SLICE_X25Y145 	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_2}]
set_property LOC SLICE_X20Y145 	[get_cells {rram_ctrl/rram/genblk1[45].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y146 	[get_cells {rram_ctrl/rram/genblk1[46].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y146 	[get_cells {rram_ctrl/rram/genblk1[46].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y146 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y146 	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_1}]
set_property LOC SLICE_X25Y146 	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_2}]
set_property LOC SLICE_X20Y146 	[get_cells {rram_ctrl/rram/genblk1[46].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y147 	[get_cells {rram_ctrl/rram/genblk1[47].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y147 	[get_cells {rram_ctrl/rram/genblk1[47].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y147 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y147 	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_1}]
set_property LOC SLICE_X25Y147 	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_2}]
set_property LOC SLICE_X20Y147 	[get_cells {rram_ctrl/rram/genblk1[47].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y148 	[get_cells {rram_ctrl/rram/genblk1[48].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y148 	[get_cells {rram_ctrl/rram/genblk1[48].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y148 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y148 	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_1}]
set_property LOC SLICE_X25Y148 	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_2}]
set_property LOC SLICE_X20Y148 	[get_cells {rram_ctrl/rram/genblk1[48].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X16Y149 	[get_cells {rram_ctrl/rram/genblk1[49].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_and_1/o_INST_0}]
set_property LOC SLICE_X24Y149 	[get_cells {rram_ctrl/rram/genblk1[49].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_and_2/o_INST_0}]
set_property LOC SLICE_X16Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X16Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X24Y149 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X17Y149 	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_1}]
set_property LOC SLICE_X25Y149 	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_2}]
set_property LOC SLICE_X20Y149 	[get_cells {rram_ctrl/rram/genblk1[49].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_en_buff}]
