# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../hardware/src/riscv_core" \
"../../../../../hardware/src/riscv_core/Riscv151.v" \
"../../../../../hardware/src/riscv_core/EX/alu.v" \
"../../../../../hardware/src/riscv_core/EX/alu_control.v" \
"../../../../../hardware/src/riscv_core/branch_comp.v" \
"../../../../../hardware/src/riscv_core/EX/change_mem_wr.v" \
"../../../../../hardware/src/riscv_core/ID/control_unit.v" \
"../../../../../hardware/src/riscv_core/EX/dmem_wr.v" \
"../../../../../hardware/src/riscv_core/EX/ex.v" \
"../../../../../hardware/src/riscv_core/EX/ex_wb.v" \
"../../../../../hardware/src/riscv_core/EX/forwarding_unit.v" \
"../../../../../hardware/src/riscv_core/ID/id.v" \
"../../../../../hardware/src/riscv_core/ID/id_ex.v" \
"../../../../../hardware/src/riscv_core/ID/imm_gen.v" \
"../../../../../hardware/src/riscv_core/WB/wb.v" \
"../../../../../hardware/sim/Riscv151_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
