

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'
================================================================
* Date:           Sun Sep  3 07:20:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9220|     9220|  92.200 us|  92.200 us|  9220|  9220|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i1_l_j1  |     9218|     9218|         4|          1|          1|  9216|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    213|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_120_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln43_fu_132_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln44_fu_160_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln46_fu_212_p2       |         +|   0|  0|  14|          14|          14|
    |v22_V_fu_223_p2          |         +|   0|  0|  31|          24|          24|
    |sub_ln46_fu_199_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln43_fu_114_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln44_fu_138_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln43_1_fu_152_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln43_fu_144_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 141|         107|          86|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j1_load                |   9|          2|   10|         20|
    |i1_fu_58                                |   9|          2|    4|          8|
    |indvar_flatten13_fu_62                  |   9|          2|   14|         28|
    |j1_fu_54                                |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i1_fu_58                          |   4|   0|    4|          0|
    |indvar_flatten13_fu_62            |  14|   0|   14|          0|
    |j1_fu_54                          |  10|   0|   10|          0|
    |select_ln43_1_reg_260             |   4|   0|    4|          0|
    |select_ln43_reg_254               |  10|   0|   10|          0|
    |v22_V_reg_277                     |  24|   0|   24|          0|
    |v3_addr_reg_266                   |  14|   0|   14|          0|
    |v3_addr_reg_266_pp0_iter2_reg     |  14|   0|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 101|   0|  101|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|v3_address0    |  out|   14|   ap_memory|                                        v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                                        v3|         array|
|v3_we0         |  out|    1|   ap_memory|                                        v3|         array|
|v3_d0          |  out|   24|   ap_memory|                                        v3|         array|
|v3_address1    |  out|   14|   ap_memory|                                        v3|         array|
|v3_ce1         |  out|    1|   ap_memory|                                        v3|         array|
|v3_q1          |   in|   24|   ap_memory|                                        v3|         array|
|v244_address0  |  out|   10|   ap_memory|                                      v244|         array|
|v244_ce0       |  out|    1|   ap_memory|                                      v244|         array|
|v244_q0        |   in|   24|   ap_memory|                                      v244|         array|
+---------------+-----+-----+------------+------------------------------------------+--------------+

