WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2506932 heartbeat IPC: 3.989 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5015782 heartbeat IPC: 3.986 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6268363 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6268363 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11141395 heartbeat IPC: 1.632 cumulative IPC: 1.026 (Simulation time: 00 hr 01 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 21141653 heartbeat IPC: 1 cumulative IPC: 1.009 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 30544874 heartbeat IPC: 1.063 cumulative IPC: 1.03 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 38987789 heartbeat IPC: 1.184 cumulative IPC: 1.07 (Simulation time: 00 hr 03 min 30 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 49754311 heartbeat IPC: 0.9288 cumulative IPC: 1.035 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 58541933 heartbeat IPC: 1.138 cumulative IPC: 1.052 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 67176604 heartbeat IPC: 1.158 cumulative IPC: 1.067 (Simulation time: 00 hr 05 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 77804481 heartbeat IPC: 0.9409 cumulative IPC: 1.048 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 87024051 heartbeat IPC: 1.085 cumulative IPC: 1.053 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 95715901 heartbeat IPC: 1.151 cumulative IPC: 1.062 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_8.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 94880915 cumulative IPC: 1.054 (Simulation time: 00 hr 08 min 29 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 94880915 cumulative IPC: 1.054 (Simulation time: 00 hr 08 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_8.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.054 instructions: 100000001 cycles: 94880915
CPU 0 Branch Prediction Accuracy: 91.83% MPKI: 13.63 Average ROB Occupancy at Mispredict: 55.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.198
BRANCH_INDIRECT: 5.79
BRANCH_CONDITIONAL: 6.9
BRANCH_DIRECT_CALL: 0.326
BRANCH_INDIRECT_CALL: 0.154
BRANCH_RETURN: 0.258

L1D TOTAL        ACCESS:   26179773 HIT:   23828413 MISS:    2351360
L1D LOAD         ACCESS:   15600861 HIT:   14284131 MISS:    1316730
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10482594 HIT:    9537132 MISS:     945462
L1D TRANSLATION  ACCESS:      96318 HIT:       7150 MISS:      89168
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 48.98 cycles
L1I TOTAL        ACCESS:    8000144 HIT:    6525178 MISS:    1474966
L1I LOAD         ACCESS:    8000144 HIT:    6525178 MISS:    1474966
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 18.07 cycles
L2C TOTAL        ACCESS:    2467741 HIT:    1432475 MISS:    1035266
L2C LOAD         ACCESS:    1754666 HIT:    1000102 MISS:     754564
L2C RFO          ACCESS:     199788 HIT:      54937 MISS:     144851
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     424431 HIT:     364044 MISS:      60387
L2C TRANSLATION  ACCESS:      88856 HIT:      13392 MISS:      75464
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 125 cycles
LLC TOTAL        ACCESS:    1286302 HIT:     657514 MISS:     628788
LLC LOAD         ACCESS:     754564 HIT:     451396 MISS:     303168
LLC RFO          ACCESS:     144851 HIT:      26927 MISS:     117924
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     311423 HIT:     152892 MISS:     158531
LLC TRANSLATION  ACCESS:      75464 HIT:      26299 MISS:      49165
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 174 cycles
cpu0_DTLB TOTAL        ACCESS:   20892947 HIT:   19972637 MISS:     920310
cpu0_DTLB LOAD         ACCESS:   20892947 HIT:   19972637 MISS:     920310
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.66 cycles
cpu0_ITLB TOTAL        ACCESS:    6912348 HIT:    6362129 MISS:     550219
cpu0_ITLB LOAD         ACCESS:    6912348 HIT:    6362129 MISS:     550219
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.397 cycles
cpu0_STLB TOTAL        ACCESS:     880884 HIT:     803796 MISS:      77088
cpu0_STLB LOAD         ACCESS:     880884 HIT:     803796 MISS:      77088
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 156.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     135085
  ROW_BUFFER_MISS:     335064
 AVG DBUS CONGESTED CYCLE: 3.941
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      66789
  FULL:     193832
