// Seed: 59458158
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    output wor id_8
);
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_1 = 32'd14
) (
    input uwire _id_0,
    input wire _id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4
);
  logic [id_1 : id_0] id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
