# Sklansky-Adder-VHDL
Sklansky Adder implemented using VHDL (VHSIC Hardware Description Language) on Xilinx ISE Design Suite.
