Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 22 13:16:14 2023
| Host         : chanon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file opt_report_control_sets_0.rpt
| Design       : mips_core
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |            0 |
| No           | No                    | Yes                    |              30 |            0 |
| No           | Yes                   | No                     |               4 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|              Clock Signal             |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|  ctrlMIPS/RegDst_reg/G0               |                         |                               |                0 |              1 |           NA |
|  ctrlMIPS/RegDst_reg_i_1_n_0          |                         | ctrlMIPS/MemtoReg_reg_i_2_n_0 |                0 |              1 |           NA |
|  ctrlMIPS/ALUSrc_reg_i_2_n_0          |                         | ctrlMIPS/ALUSrc_reg_i_3_n_0   |                0 |              1 |           NA |
|  ctrlMIPS/MemWrite_reg_i_3_n_0        |                         |                               |                0 |              1 |           NA |
|  ctrlMIPS/MemWrite_reg_i_2_n_0        |                         | ctrlMIPS/MemWrite_reg_i_3_n_0 |                0 |              2 |           NA |
|  ctrlMIPS/SpecialMemOp_reg[2]_i_2_n_0 |                         |                               |                0 |              3 |           NA |
|  ctrlMIPS/MemWrite_reg_i_2_n_0        |                         |                               |                0 |              3 |           NA |
|  clk                                  |                         | reg32/rst_b_0                 |                0 |             30 |           NA |
|  clk                                  | ctrlMIPS/inst[19]_2[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_2[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[18]_2[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_5[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[18]_4[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15][0]    | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_8[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_11[0] | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[16][0]    | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[16]_0[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[17][0]    | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[19]_0[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_3[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[19]_1[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[18]_1[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_4[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_6[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_7[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[17]_0[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[18][0]    | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[18]_3[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_12[0] | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[19]_3[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[18]_0[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[19]_4[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_9[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[19][0]    | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_0[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_1[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[16]_1[0]  | reg32/rst_b_0                 |                0 |             32 |           NA |
|  clk                                  | ctrlMIPS/inst[15]_10[0] | reg32/rst_b_0                 |                0 |             32 |           NA |
|  ctrlMIPS/E[0]                        |                         |                               |                0 |             32 |           NA |
|  ctrlMIPS/mem_write_en[0]             |                         |                               |                0 |             32 |           NA |
+---------------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+


