{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732916709855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732916709858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:45:09 2024 " "Processing started: Fri Nov 29 16:45:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732916709858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732916709858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732916709859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732916710341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Problem1BDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Problem1BDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Problem1BDF " "Found entity 1: Problem1BDF" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916710531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916710531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Problem2BDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Problem2BDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Problem2BDF " "Found entity 1: Problem2BDF" {  } { { "Problem2BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem2BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916710544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916710544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Problem3BDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Problem3BDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Problem3BDF " "Found entity 1: Problem3BDF" {  } { { "Problem3BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem3BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916710557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916710557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_unit3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_unit3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit3-calculation " "Found design unit 1: ALU_unit3-calculation" {  } { { "ALU_unit3.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ALU_unit3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit3 " "Found entity 1: ALU_unit3" {  } { { "ALU_unit3.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ALU_unit3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_unit2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_unit2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit2-calculation " "Found design unit 1: ALU_unit2-calculation" {  } { { "ALU_unit2.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ALU_unit2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711033 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit2 " "Found entity 1: ALU_unit2" {  } { { "ALU_unit2.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ALU_unit2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit-calculation " "Found design unit 1: ALU_unit-calculation" {  } { { "ALU_unit.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ALU_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711075 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit " "Found entity 1: ALU_unit" {  } { { "ALU_unit.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ALU_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/machine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711111 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegALU3-Behavior " "Found design unit 1: ssegALU3-Behavior" {  } { { "ssegALU3.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ssegALU3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711152 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegALU3 " "Found entity 1: ssegALU3" {  } { { "ssegALU3.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/ssegALU3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711169 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-behavior " "Found design unit 1: reg2-behavior" {  } { { "reg2.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/reg2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711185 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/reg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711204 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-Behavior " "Found design unit 1: dec4to16-Behavior" {  } { { "dec4to16.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/dec4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711220 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "/home/student2/t35wu/Downloads/lab6new/dec4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732916711220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732916711220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problem1BDF " "Elaborating entity \"Problem1BDF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732916711396 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } { 96 1096 1272 176 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1732916711399 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 96 1096 1272 176 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711400 ""}  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 96 1096 1272 176 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1732916711400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 96 1096 1272 176 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711400 ""}  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 96 1096 1272 176 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1732916711400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } { 256 1096 1272 336 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1732916711400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 256 1096 1272 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711400 ""}  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 256 1096 1272 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1732916711400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 256 1096 1272 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711400 ""}  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 256 1096 1272 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1732916711400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } { 416 1096 1272 496 "inst7" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1732916711401 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 416 1096 1272 496 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711401 ""}  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 416 1096 1272 496 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1732916711401 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 416 1096 1272 496 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711401 ""}  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 416 1096 1272 496 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1732916711401 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 472 1320 1352 504 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1732916711403 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 152 1304 1336 184 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1732916711403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst5 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst5\"" {  } { { "Problem1BDF.bdf" "inst5" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 96 1096 1272 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_unit ALU_unit:inst2 " "Elaborating entity \"ALU_unit\" for hierarchy \"ALU_unit:inst2\"" {  } { { "Problem1BDF.bdf" "inst2" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 160 808 976 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst " "Elaborating entity \"reg\" for hierarchy \"reg:inst\"" {  } { { "Problem1BDF.bdf" "inst" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 64 464 624 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 reg2:inst1 " "Elaborating entity \"reg2\" for hierarchy \"reg2:inst1\"" {  } { { "Problem1BDF.bdf" "inst1" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 192 464 616 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst10 " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst10\"" {  } { { "Problem1BDF.bdf" "inst10" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 352 464 624 432 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst3 " "Elaborating entity \"machine\" for hierarchy \"machine:inst3\"" {  } { { "Problem1BDF.bdf" "inst3" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 352 152 352 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732916711531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[1\] VCC " "Pin \"sign\[1\]\" is stuck at VCC" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 296 1272 1448 312 "sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732916713097 "|Problem1BDF|sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[2\] VCC " "Pin \"sign\[2\]\" is stuck at VCC" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 296 1272 1448 312 "sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732916713097 "|Problem1BDF|sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[3\] VCC " "Pin \"sign\[3\]\" is stuck at VCC" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 296 1272 1448 312 "sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732916713097 "|Problem1BDF|sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[4\] VCC " "Pin \"sign\[4\]\" is stuck at VCC" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 296 1272 1448 312 "sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732916713097 "|Problem1BDF|sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[5\] VCC " "Pin \"sign\[5\]\" is stuck at VCC" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 296 1272 1448 312 "sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732916713097 "|Problem1BDF|sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[6\] VCC " "Pin \"sign\[6\]\" is stuck at VCC" {  } { { "Problem1BDF.bdf" "" { Schematic "/home/student2/t35wu/Downloads/lab6new/Problem1BDF.bdf" { { 296 1272 1448 312 "sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732916713097 "|Problem1BDF|sign[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732916713097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732916715657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732916715657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732916716096 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732916716096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732916716096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732916716096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732916716291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:45:16 2024 " "Processing ended: Fri Nov 29 16:45:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732916716291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732916716291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732916716291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732916716291 ""}
