library ieee;
use ieee.std_logic_1164.all;

entity four_bit_adder IS
	generic (length: integer := 4);	
	port(in_a, in_b : in std_logic_vector(length-1 downto 0);
		  control    : in std_logic;
		  clk        : in std_logic;
		  reset_al   : in std_logic;
		  sum        : out std_logic(length-1 downto 0);
		  carry      : out std_logic);
end four_bit_adder;

architecture four_bit_adder_arch of four_bit_adder is

component full_adder is
	 port(a    : in std_logic;
			b    : in std_logic;
			Cin  : in std_logic;
			sum  : in std_logic;
			Cout : in std_logic);
end component full_adder;

component dff is
	port(D, clk, En : in std_logic;
		  Q, Qbar    : out std_logic);
end component dff;



