-64bit  -compile -NOCOPYRIGHT -nostdout -nowarn DLNOHV
-logfile /home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.11/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/.mapi/mapirun.log
-nowarn DLNOHV -nowarn DLCLAP -v93 -allowredefinition -incdir /home/ykhuang/WorkingDir_XH018/ 
-nclibdirpath /home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.11/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/.mapi/
-cdslib /home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.11/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/.mapi/cds.lib
-amscompilefile "file:/home/ykhuang/WorkingDir_XH018/MultiChannel_EMG_Model/FrontEnd_Amplifier/verilogams/verilog.vams lib:MultiChannel_EMG_Model cell:FrontEnd_Amplifier view:verilogams"
-amscompilefile "file:/home/ykhuang/WorkingDir_XH018/MultiChannel_EMG_Model/LPF_Butter/verilogams/verilog.vams lib:MultiChannel_EMG_Model cell:LPF_Butter view:verilogams"
-amscompilefile "file:/home/ykhuang/WorkingDir_XH018/MultiChannel_EMG_Model/ClockGenMultiFreq/functional/verilog.v lib:MultiChannel_EMG_Model cell:ClockGenMultiFreq view:functional"
/home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.11/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/.mapi//dummyMapi.vams
/home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.11/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/.mapi//dummyMapi.vhms
