#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000262b909e280 .scope module, "cpu_tb" "cpu_tb" 2 13;
 .timescale -9 -10;
v00000262b9195ec0_0 .net "ADDRESS", 7 0, L_00000262b909d7f0;  1 drivers
v00000262b9195560_0 .net "ADDRESS_DM", 5 0, v00000262b909c800_0;  1 drivers
v00000262b91948e0_0 .net "BUSYWAIT", 0 0, L_00000262b91976b0;  1 drivers
v00000262b91947a0_0 .net "BUSYWAIT_DM", 0 0, v00000262b918d8d0_0;  1 drivers
v00000262b9194160_0 .var "CLK", 0 0;
v00000262b9194840_0 .net "INSTRUCTION", 31 0, L_00000262b9197110;  1 drivers
v00000262b9195740_0 .net "PC", 31 0, v00000262b9193a50_0;  1 drivers
v00000262b9194b60_0 .net "READ", 0 0, v00000262b9194480_0;  1 drivers
v00000262b9194d40_0 .net "READDATA", 7 0, L_00000262b909dbe0;  1 drivers
v00000262b9194980_0 .net "READDATA_DM", 31 0, v00000262b918fca0_0;  1 drivers
v00000262b9194a20_0 .net "READ_DM", 0 0, v00000262b909cb20_0;  1 drivers
v00000262b9194e80_0 .var "RESET", 0 0;
v00000262b9195060_0 .net "WRITE", 0 0, v00000262b9195a60_0;  1 drivers
v00000262b9195240_0 .net "WRITEDATA", 7 0, L_00000262b909e040;  1 drivers
v00000262b91952e0_0 .net "WRITEDATA_DM", 31 0, v00000262b909be00_0;  1 drivers
v00000262b9194f20_0 .net "WRITE_DM", 0 0, v00000262b909af00_0;  1 drivers
v00000262b9194fc0_0 .net *"_ivl_0", 7 0, L_00000262b9196670;  1 drivers
v00000262b9195600_0 .net *"_ivl_10", 31 0, L_00000262b9196c10;  1 drivers
v00000262b9195380_0 .net *"_ivl_12", 7 0, L_00000262b9197890;  1 drivers
L_00000262b9198128 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000262b91956a0_0 .net/2u *"_ivl_14", 31 0, L_00000262b9198128;  1 drivers
v00000262b91957e0_0 .net *"_ivl_16", 31 0, L_00000262b91979d0;  1 drivers
v00000262b9195f60_0 .net *"_ivl_18", 7 0, L_00000262b9196b70;  1 drivers
L_00000262b9198098 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000262b9194200_0 .net/2u *"_ivl_2", 31 0, L_00000262b9198098;  1 drivers
v00000262b9197ed0_0 .net *"_ivl_4", 31 0, L_00000262b9196990;  1 drivers
v00000262b9197430_0 .net *"_ivl_6", 7 0, L_00000262b9197070;  1 drivers
L_00000262b91980e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000262b91960d0_0 .net/2u *"_ivl_8", 31 0, L_00000262b91980e0;  1 drivers
v00000262b9196df0 .array "instr_mem", 1023 0, 7 0;
L_00000262b9196670 .array/port v00000262b9196df0, L_00000262b9196990;
L_00000262b9196990 .arith/sum 32, v00000262b9193a50_0, L_00000262b9198098;
L_00000262b9197070 .array/port v00000262b9196df0, L_00000262b9196c10;
L_00000262b9196c10 .arith/sum 32, v00000262b9193a50_0, L_00000262b91980e0;
L_00000262b9197890 .array/port v00000262b9196df0, L_00000262b91979d0;
L_00000262b91979d0 .arith/sum 32, v00000262b9193a50_0, L_00000262b9198128;
L_00000262b9196b70 .array/port v00000262b9196df0, v00000262b9193a50_0;
L_00000262b9197110 .delay 32 (20,20,20) L_00000262b9197110/d;
L_00000262b9197110/d .concat [ 8 8 8 8], L_00000262b9196b70, L_00000262b9197890, L_00000262b9197070, L_00000262b9196670;
S_00000262b909e5e0 .scope module, "cpu_dcache" "data_cache" 2 63, 3 8 0, S_00000262b909e280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "mem_Read";
    .port_info 9 /OUTPUT 1 "mem_Write";
    .port_info 10 /OUTPUT 6 "mem_Address";
    .port_info 11 /OUTPUT 32 "mem_Writedata";
    .port_info 12 /INPUT 32 "mem_Readdata";
    .port_info 13 /INPUT 1 "mem_BusyWait";
L_00000262b909dc50 .functor BUFZ 3, L_00000262b91977f0, C4<000>, C4<000>, C4<000>;
L_00000262b909d4e0 .functor AND 1, L_00000262b9196490, L_00000262b909d2b0, C4<1>, C4<1>;
L_00000262b909df60 .functor BUFZ 1, L_00000262b9197610, C4<0>, C4<0>, C4<0>;
L_00000262b909d390 .functor BUFZ 32, L_00000262b9197cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262b909dbe0/d .functor BUFZ 8, v00000262b909bfe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909dbe0 .delay 8 (10,10,10) L_00000262b909dbe0/d;
L_00000262b909d470 .functor OR 1, v00000262b909b5e0_0, v00000262b909c1c0_0, C4<0>, C4<0>;
v00000262b909b5e0_0 .var "Busywait", 0 0;
v00000262b909c6c0_0 .var "Index", 2 0;
v00000262b909c620_0 .var "Offset", 1 0;
v00000262b909b680_0 .var "READACCESS", 0 0;
v00000262b909c080_0 .var "Tag", 2 0;
v00000262b909b720_0 .var "Tag1", 2 0;
v00000262b909c300_0 .var "WRITEACCESS", 0 0;
v00000262b9082590_0 .net *"_ivl_0", 2 0, L_00000262b91977f0;  1 drivers
v00000262b9082810_0 .net *"_ivl_10", 4 0, L_00000262b9197250;  1 drivers
L_00000262b9198320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b9082f90_0 .net *"_ivl_13", 1 0, L_00000262b9198320;  1 drivers
v00000262b90832b0_0 .net *"_ivl_16", 0 0, L_00000262b9197610;  1 drivers
v00000262b906dd40_0 .net *"_ivl_18", 4 0, L_00000262b91972f0;  1 drivers
v00000262b918ddd0_0 .net *"_ivl_2", 4 0, L_00000262b9196cb0;  1 drivers
L_00000262b9198368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b918dab0_0 .net *"_ivl_21", 1 0, L_00000262b9198368;  1 drivers
v00000262b918cd90_0 .net *"_ivl_24", 31 0, L_00000262b9197cf0;  1 drivers
v00000262b918d150_0 .net *"_ivl_26", 4 0, L_00000262b9197d90;  1 drivers
L_00000262b91983b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b918c570_0 .net *"_ivl_29", 1 0, L_00000262b91983b0;  1 drivers
v00000262b918c610_0 .net *"_ivl_43", 0 0, L_00000262b909d470;  1 drivers
L_00000262b91983f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000262b918c930_0 .net/2s *"_ivl_44", 1 0, L_00000262b91983f8;  1 drivers
L_00000262b9198440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b918c6b0_0 .net/2s *"_ivl_46", 1 0, L_00000262b9198440;  1 drivers
v00000262b918c110_0 .net *"_ivl_48", 1 0, L_00000262b9197570;  1 drivers
L_00000262b91982d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b918d330_0 .net *"_ivl_5", 1 0, L_00000262b91982d8;  1 drivers
v00000262b918ced0_0 .net *"_ivl_8", 0 0, L_00000262b9196490;  1 drivers
v00000262b918db50_0 .net "address", 7 0, L_00000262b909d7f0;  alias, 1 drivers
v00000262b918de70_0 .net "busywait", 0 0, L_00000262b91976b0;  alias, 1 drivers
v00000262b918dd30 .array "cache", 0 7, 31 0;
v00000262b918df10 .array "cacheDirty", 7 0, 0 0;
v00000262b918c070 .array "cacheTag", 7 0, 2 0;
v00000262b918c390 .array "cacheValid", 7 0, 0 0;
v00000262b918c2f0_0 .net "clock", 0 0, v00000262b9194160_0;  1 drivers
v00000262b918c7f0_0 .net "comparatorOut", 0 0, L_00000262b909d2b0;  1 drivers
v00000262b918dbf0_0 .net "comparatorTagIN", 2 0, L_00000262b909dc50;  1 drivers
v00000262b918ce30_0 .net "controllerBusywait", 0 0, v00000262b909c1c0_0;  1 drivers
v00000262b918c430_0 .net "data", 31 0, L_00000262b909d390;  1 drivers
v00000262b918d650_0 .net "dataExtractMuxOut", 7 0, v00000262b909bfe0_0;  1 drivers
v00000262b918d3d0_0 .net "dirty", 0 0, L_00000262b909df60;  1 drivers
v00000262b918cf70_0 .net "hit", 0 0, L_00000262b909d4e0;  1 drivers
v00000262b918d970_0 .var/i "i", 31 0;
v00000262b918dc90_0 .net "mem_Address", 5 0, v00000262b909c800_0;  alias, 1 drivers
v00000262b918da10_0 .net "mem_BusyWait", 0 0, v00000262b918d8d0_0;  alias, 1 drivers
v00000262b918d010_0 .net "mem_Read", 0 0, v00000262b909cb20_0;  alias, 1 drivers
v00000262b918c890_0 .net "mem_Readdata", 31 0, v00000262b918fca0_0;  alias, 1 drivers
v00000262b918c1b0_0 .net "mem_Write", 0 0, v00000262b909af00_0;  alias, 1 drivers
v00000262b918c250_0 .net "mem_Writedata", 31 0, v00000262b909be00_0;  alias, 1 drivers
v00000262b918c4d0_0 .net "read", 0 0, v00000262b9194480_0;  alias, 1 drivers
v00000262b918c750_0 .net "readdata", 7 0, L_00000262b909dbe0;  alias, 1 drivers
v00000262b918c9d0_0 .net "reset", 0 0, v00000262b9194e80_0;  1 drivers
v00000262b918ca70_0 .net "write", 0 0, v00000262b9195a60_0;  alias, 1 drivers
v00000262b918d510_0 .net "writedata", 7 0, L_00000262b909e040;  alias, 1 drivers
v00000262b918cb10_0 .var "writedata1", 31 0;
E_00000262b90768e0 .event posedge, v00000262b909afa0_0;
E_00000262b90768a0 .event anyedge, v00000262b909ba40_0;
E_00000262b9076020 .event anyedge, v00000262b909bd60_0;
E_00000262b9076ae0 .event posedge, v00000262b909ca80_0;
E_00000262b90763e0 .event anyedge, v00000262b909b180_0, v00000262b909c3a0_0;
E_00000262b9075fa0 .event anyedge, v00000262b909c580_0;
L_00000262b91977f0 .array/port v00000262b918c070, L_00000262b9196cb0;
L_00000262b9196cb0 .concat [ 3 2 0 0], v00000262b909c6c0_0, L_00000262b91982d8;
L_00000262b9196490 .array/port v00000262b918c390, L_00000262b9197250;
L_00000262b9197250 .concat [ 3 2 0 0], v00000262b909c6c0_0, L_00000262b9198320;
L_00000262b9197610 .array/port v00000262b918df10, L_00000262b91972f0;
L_00000262b91972f0 .concat [ 3 2 0 0], v00000262b909c6c0_0, L_00000262b9198368;
L_00000262b9197cf0 .array/port v00000262b918dd30, L_00000262b9197d90;
L_00000262b9197d90 .concat [ 3 2 0 0], v00000262b909c6c0_0, L_00000262b91983b0;
L_00000262b9197390 .part L_00000262b909d390, 0, 8;
L_00000262b91962b0 .part L_00000262b909d390, 8, 8;
L_00000262b91965d0 .part L_00000262b909d390, 16, 8;
L_00000262b91974d0 .part L_00000262b909d390, 24, 8;
L_00000262b9197570 .functor MUXZ 2, L_00000262b9198440, L_00000262b91983f8, L_00000262b909d470, C4<>;
L_00000262b91976b0 .part L_00000262b9197570, 0, 1;
S_00000262b8ff6040 .scope module, "comparator_inst" "comparator" 3 50, 4 9 0, S_00000262b909e5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "IN1";
    .port_info 1 /INPUT 3 "IN2";
    .port_info 2 /OUTPUT 1 "OUT";
L_00000262b909d400 .functor XNOR 1, L_00000262b9196170, L_00000262b91968f0, C4<0>, C4<0>;
L_00000262b909d6a0 .functor XNOR 1, L_00000262b9196ad0, L_00000262b91971b0, C4<0>, C4<0>;
L_00000262b909d710 .functor AND 1, L_00000262b909d400, L_00000262b909d6a0, C4<1>, C4<1>;
L_00000262b909dcc0 .functor XNOR 1, L_00000262b9197930, L_00000262b9196210, C4<0>, C4<0>;
L_00000262b909d2b0/d .functor AND 1, L_00000262b909d710, L_00000262b909dcc0, C4<1>, C4<1>;
L_00000262b909d2b0 .delay 1 (9,9,9) L_00000262b909d2b0/d;
v00000262b909c440_0 .net "IN1", 0 2, v00000262b909c080_0;  1 drivers
v00000262b909bae0_0 .net "IN2", 0 2, L_00000262b909dc50;  alias, 1 drivers
v00000262b909b040_0 .net "OUT", 0 0, L_00000262b909d2b0;  alias, 1 drivers
v00000262b909c260_0 .net *"_ivl_1", 0 0, L_00000262b9196170;  1 drivers
v00000262b909c8a0_0 .net *"_ivl_10", 0 0, L_00000262b909d6a0;  1 drivers
v00000262b909bcc0_0 .net *"_ivl_13", 0 0, L_00000262b909d710;  1 drivers
v00000262b909b0e0_0 .net *"_ivl_15", 0 0, L_00000262b9197930;  1 drivers
v00000262b909ae60_0 .net *"_ivl_17", 0 0, L_00000262b9196210;  1 drivers
v00000262b909cbc0_0 .net *"_ivl_18", 0 0, L_00000262b909dcc0;  1 drivers
v00000262b909c120_0 .net *"_ivl_3", 0 0, L_00000262b91968f0;  1 drivers
v00000262b909b900_0 .net *"_ivl_4", 0 0, L_00000262b909d400;  1 drivers
v00000262b909c940_0 .net *"_ivl_7", 0 0, L_00000262b9196ad0;  1 drivers
v00000262b909bb80_0 .net *"_ivl_9", 0 0, L_00000262b91971b0;  1 drivers
L_00000262b9196170 .part v00000262b909c080_0, 2, 1;
L_00000262b91968f0 .part L_00000262b909dc50, 2, 1;
L_00000262b9196ad0 .part v00000262b909c080_0, 1, 1;
L_00000262b91971b0 .part L_00000262b909dc50, 1, 1;
L_00000262b9197930 .part v00000262b909c080_0, 0, 1;
L_00000262b9196210 .part L_00000262b909dc50, 0, 1;
S_00000262b8ff61d0 .scope module, "dcache_inst" "dcache" 3 118, 5 8 0, S_00000262b909e5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "busywait";
    .port_info 7 /INPUT 1 "mem_Busywait";
    .port_info 8 /INPUT 3 "Tag";
    .port_info 9 /INPUT 3 "Tag1";
    .port_info 10 /INPUT 3 "Index";
    .port_info 11 /INPUT 1 "hit";
    .port_info 12 /INPUT 1 "dirty";
    .port_info 13 /OUTPUT 1 "mem_read";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 32 "mem_writedata";
    .port_info 16 /OUTPUT 6 "mem_address";
P_00000262b901e940 .param/l "IDLE" 0 5 34, C4<000>;
P_00000262b901e978 .param/l "MEM_READ" 0 5 34, C4<001>;
P_00000262b901e9b0 .param/l "MEM_WRITE" 0 5 34, C4<010>;
v00000262b909cc60_0 .net "Index", 2 0, v00000262b909c6c0_0;  1 drivers
v00000262b909c760_0 .net "Tag", 2 0, v00000262b909c080_0;  alias, 1 drivers
v00000262b909b9a0_0 .net "Tag1", 2 0, v00000262b909b720_0;  1 drivers
v00000262b909c580_0 .net "address", 7 0, L_00000262b909d7f0;  alias, 1 drivers
v00000262b909c1c0_0 .var "busywait", 0 0;
v00000262b909ca80_0 .net "clock", 0 0, v00000262b9194160_0;  alias, 1 drivers
v00000262b909bc20_0 .net "dirty", 0 0, L_00000262b909df60;  alias, 1 drivers
v00000262b909ba40_0 .net "hit", 0 0, L_00000262b909d4e0;  alias, 1 drivers
v00000262b909bd60_0 .net "mem_Busywait", 0 0, v00000262b918d8d0_0;  alias, 1 drivers
v00000262b909c800_0 .var "mem_address", 5 0;
v00000262b909cb20_0 .var "mem_read", 0 0;
v00000262b909af00_0 .var "mem_write", 0 0;
v00000262b909be00_0 .var "mem_writedata", 31 0;
v00000262b909bf40_0 .var "next_state", 2 0;
v00000262b909c3a0_0 .net "read", 0 0, v00000262b9194480_0;  alias, 1 drivers
v00000262b909afa0_0 .net "reset", 0 0, v00000262b9194e80_0;  alias, 1 drivers
v00000262b909b860_0 .var "state", 2 0;
v00000262b909b180_0 .net "write", 0 0, v00000262b9195a60_0;  alias, 1 drivers
v00000262b909b2c0_0 .net "writedata", 31 0, v00000262b918cb10_0;  1 drivers
E_00000262b9076060/0 .event anyedge, v00000262b909afa0_0;
E_00000262b9076060/1 .event posedge, v00000262b909ca80_0;
E_00000262b9076060 .event/or E_00000262b9076060/0, E_00000262b9076060/1;
E_00000262b9076b20/0 .event anyedge, v00000262b909b860_0, v00000262b909c440_0, v00000262b909cc60_0, v00000262b909b9a0_0;
E_00000262b9076b20/1 .event anyedge, v00000262b909b2c0_0;
E_00000262b9076b20 .event/or E_00000262b9076b20/0, E_00000262b9076b20/1;
E_00000262b9076120/0 .event anyedge, v00000262b909b860_0, v00000262b909c3a0_0, v00000262b909b180_0, v00000262b909bc20_0;
E_00000262b9076120/1 .event anyedge, v00000262b909ba40_0, v00000262b909bd60_0;
E_00000262b9076120 .event/or E_00000262b9076120/0, E_00000262b9076120/1;
S_00000262b8ff9970 .scope module, "mux4to1_inst" "mux4to1" 3 58, 6 8 0, S_00000262b909e5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v00000262b909b360_0 .net "IN1", 7 0, L_00000262b9197390;  1 drivers
v00000262b909b400_0 .net "IN2", 7 0, L_00000262b91962b0;  1 drivers
v00000262b909b540_0 .net "IN3", 7 0, L_00000262b91965d0;  1 drivers
v00000262b909b7c0_0 .net "IN4", 7 0, L_00000262b91974d0;  1 drivers
v00000262b909bfe0_0 .var "OUT", 7 0;
v00000262b909b4a0_0 .net "SELECT", 1 0, v00000262b909c620_0;  1 drivers
E_00000262b9076720/0 .event anyedge, v00000262b909b4a0_0, v00000262b909b360_0, v00000262b909b400_0, v00000262b909b540_0;
E_00000262b9076720/1 .event anyedge, v00000262b909b7c0_0;
E_00000262b9076720 .event/or E_00000262b9076720/0, E_00000262b9076720/1;
S_00000262b8ff8100 .scope module, "cpu_dmem" "data_memory" 2 61, 7 12 0, S_00000262b909e280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v00000262b918d1f0_0 .var *"_ivl_10", 7 0; Local signal
v00000262b918cbb0_0 .var *"_ivl_3", 7 0; Local signal
v00000262b918d470_0 .var *"_ivl_4", 7 0; Local signal
v00000262b918cc50_0 .var *"_ivl_5", 7 0; Local signal
v00000262b918ccf0_0 .var *"_ivl_6", 7 0; Local signal
v00000262b918d0b0_0 .var *"_ivl_7", 7 0; Local signal
v00000262b918d290_0 .var *"_ivl_8", 7 0; Local signal
v00000262b918d5b0_0 .var *"_ivl_9", 7 0; Local signal
v00000262b918d6f0_0 .net "address", 5 0, v00000262b909c800_0;  alias, 1 drivers
v00000262b918d8d0_0 .var "busywait", 0 0;
v00000262b918d790_0 .net "clock", 0 0, v00000262b9194160_0;  alias, 1 drivers
v00000262b918d830_0 .var/i "i", 31 0;
v00000262b918f0c0 .array "memory_array", 0 255, 7 0;
v00000262b918e800_0 .net "read", 0 0, v00000262b909cb20_0;  alias, 1 drivers
v00000262b918f7a0_0 .var "readaccess", 0 0;
v00000262b918fca0_0 .var "readdata", 31 0;
v00000262b918f3e0_0 .net "reset", 0 0, v00000262b9194e80_0;  alias, 1 drivers
v00000262b918e580_0 .net "write", 0 0, v00000262b909af00_0;  alias, 1 drivers
v00000262b918f980_0 .var "writeaccess", 0 0;
v00000262b918f480_0 .net "writedata", 31 0, v00000262b909be00_0;  alias, 1 drivers
E_00000262b9076220 .event anyedge, v00000262b909af00_0, v00000262b909cb20_0;
S_00000262b8ff8290 .scope module, "mycpu" "cpu" 2 59, 8 25 0, S_00000262b909e280;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "BUSYWAIT";
    .port_info 5 /INPUT 8 "READDATA";
    .port_info 6 /OUTPUT 1 "WRITE";
    .port_info 7 /OUTPUT 1 "READ";
    .port_info 8 /OUTPUT 8 "WRITEDATA";
    .port_info 9 /OUTPUT 8 "ADDRESS";
L_00000262b909d1d0 .functor AND 1, v00000262b9195880_0, L_00000262b9197e30, C4<1>, C4<1>;
L_00000262b909e040 .functor BUFZ 8, L_00000262b909da20, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909d7f0 .functor BUFZ 8, v00000262b918e300_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909da90 .functor BUFZ 8, L_00000262b909d780, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909d630 .functor BUFZ 8, v00000262b918f160_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909d8d0 .functor AND 1, v00000262b9193870_0, v00000262b918e120_0, C4<1>, C4<1>;
L_00000262b909de10 .functor OR 1, v00000262b9193730_0, L_00000262b909d8d0, C4<0>, C4<0>;
L_00000262b909e0b0 .functor BUFZ 8, L_00000262b909da20, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909d320 .functor BUFZ 8, v00000262b918f840_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000262b9193190_0 .net "ADDRESS", 7 0, L_00000262b909d7f0;  alias, 1 drivers
v00000262b9192330_0 .var "ALUOP", 2 0;
v00000262b9192470_0 .net "ALURESULT", 7 0, v00000262b918e300_0;  1 drivers
v00000262b9193870_0 .var "BEQSELECT", 0 0;
v00000262b9192790_0 .net "BUSYWAIT", 0 0, L_00000262b91976b0;  alias, 1 drivers
v00000262b9192a10_0 .net "CLK", 0 0, v00000262b9194160_0;  alias, 1 drivers
v00000262b9193cd0_0 .net "DATA1", 7 0, L_00000262b909e0b0;  1 drivers
v00000262b9192d30_0 .net "DATA2", 7 0, L_00000262b909d320;  1 drivers
v00000262b9192970_0 .net "DATAMEM_TO_REG", 7 0, v00000262b9192510_0;  1 drivers
v00000262b91939b0_0 .var "DATA_MEM_SELECT", 0 0;
v00000262b91937d0_0 .net "IMMEDIATE", 7 0, L_00000262b9196350;  1 drivers
v00000262b9192650_0 .net "IMMUXOUT", 7 0, v00000262b918f840_0;  1 drivers
v00000262b91926f0_0 .var "IMSELECT", 0 0;
v00000262b91928d0_0 .net "INSTRUCTION", 31 0, L_00000262b9197110;  alias, 1 drivers
v00000262b9193730_0 .var "JUMPSELECT", 0 0;
v00000262b9193230_0 .net "NEGMUXIN", 7 0, L_00000262b909da90;  1 drivers
v00000262b9192ab0_0 .net "NEGMUXOUT", 7 0, v00000262b918f160_0;  1 drivers
v00000262b9192b50_0 .var "NEGSELECT", 0 0;
v00000262b9192e70_0 .net "OFFSET", 0 0, L_00000262b9196e90;  1 drivers
v00000262b91930f0_0 .var "OPCODE", 7 0;
v00000262b9193a50_0 .var "PC", 31 0;
v00000262b9193410_0 .net "PCADDED", 31 0, v00000262b918e440_0;  1 drivers
v00000262b9193d70_0 .net "PCADDED_J_BEQ", 31 0, v00000262b918ebc0_0;  1 drivers
v00000262b91935f0_0 .net "PCUPDATED", 31 0, v00000262b918e940_0;  1 drivers
v00000262b9194480_0 .var "READ", 0 0;
v00000262b91954c0_0 .net "READDATA", 7 0, L_00000262b909dbe0;  alias, 1 drivers
v00000262b9194ac0_0 .net "READREG1", 2 0, L_00000262b9196710;  1 drivers
v00000262b91942a0_0 .net "READREG2", 2 0, L_00000262b9196f30;  1 drivers
v00000262b9194340_0 .net "REGOUT1", 7 0, L_00000262b909da20;  1 drivers
v00000262b9195b00_0 .net "REGOUT2", 7 0, L_00000262b909d780;  1 drivers
v00000262b9194de0_0 .net "REGVAL", 7 0, L_00000262b909d630;  1 drivers
v00000262b9194c00_0 .net "RESET", 0 0, v00000262b9194e80_0;  alias, 1 drivers
v00000262b9195c40_0 .net "SE_OFFSET_SHIFTED", 31 0, v00000262b9193690_0;  1 drivers
v00000262b91959c0_0 .net "S_EXTENDED_OFFSET", 31 0, v00000262b9192150_0;  1 drivers
v00000262b9195ce0_0 .net "TWOSOUT", 7 0, L_00000262b9196fd0;  1 drivers
v00000262b9195a60_0 .var "WRITE", 0 0;
v00000262b9195920_0 .net "WRITEDATA", 7 0, L_00000262b909e040;  alias, 1 drivers
v00000262b9195880_0 .var "WRITEENABLE", 0 0;
v00000262b9195100_0 .net "WRITEREG", 2 0, L_00000262b9197a70;  1 drivers
v00000262b91940c0_0 .net "WRITE_IN_REG", 0 0, L_00000262b909d1d0;  1 drivers
v00000262b91945c0_0 .net "ZERO", 0 0, v00000262b918e120_0;  1 drivers
v00000262b9195ba0_0 .net *"_ivl_1", 7 0, L_00000262b9197f70;  1 drivers
v00000262b9195420_0 .net *"_ivl_13", 7 0, L_00000262b91967b0;  1 drivers
v00000262b91943e0_0 .net *"_ivl_18", 7 0, L_00000262b9196a30;  1 drivers
L_00000262b9198170 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000262b9194660_0 .net *"_ivl_21", 6 0, L_00000262b9198170;  1 drivers
L_00000262b91981b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000262b9194ca0_0 .net/2u *"_ivl_22", 7 0, L_00000262b91981b8;  1 drivers
v00000262b9194520_0 .net *"_ivl_27", 0 0, L_00000262b9197e30;  1 drivers
v00000262b9195d80_0 .net *"_ivl_5", 7 0, L_00000262b9197c50;  1 drivers
v00000262b9195e20_0 .net *"_ivl_9", 7 0, L_00000262b9197b10;  1 drivers
v00000262b9194700_0 .net "isBEQ", 0 0, L_00000262b909d8d0;  1 drivers
v00000262b91951a0_0 .net "isJ_OR_BEQ", 0 0, L_00000262b909de10;  1 drivers
E_00000262b90796a0 .event anyedge, v00000262b918de70_0;
L_00000262b9197f70 .part L_00000262b9197110, 16, 8;
L_00000262b9197a70 .part L_00000262b9197f70, 0, 3;
L_00000262b9197c50 .part L_00000262b9197110, 16, 8;
L_00000262b9196e90 .part L_00000262b9197c50, 0, 1;
L_00000262b9197b10 .part L_00000262b9197110, 8, 8;
L_00000262b9196710 .part L_00000262b9197b10, 0, 3;
L_00000262b91967b0 .part L_00000262b9197110, 0, 8;
L_00000262b9196f30 .part L_00000262b91967b0, 0, 3;
L_00000262b9196350 .part L_00000262b9197110, 0, 8;
L_00000262b9196a30 .concat [ 1 7 0 0], L_00000262b9196e90, L_00000262b9198170;
L_00000262b91963f0 .arith/sum 8, L_00000262b9196a30, L_00000262b91981b8;
L_00000262b9197e30 .reduce/nor L_00000262b91976b0;
S_00000262b8febe10 .scope module, "cpu_alu" "alu" 8 345, 9 47 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000262b918f700_0 .net "ANS_ADD", 7 0, L_00000262b9197750;  1 drivers
v00000262b918e080_0 .net "ANS_AND", 7 0, L_00000262b909d860;  1 drivers
v00000262b918ed00_0 .net "ANS_FORWARD", 7 0, L_00000262b909def0;  1 drivers
v00000262b918eb20_0 .net "ANS_OR", 7 0, L_00000262b909d240;  1 drivers
v00000262b918fb60_0 .net "DATA1", 7 0, L_00000262b909e0b0;  alias, 1 drivers
v00000262b918fde0_0 .net "DATA2", 7 0, L_00000262b909d320;  alias, 1 drivers
v00000262b918e300_0 .var "RESULT", 7 0;
v00000262b918e760_0 .net "SELECT", 2 0, v00000262b9192330_0;  1 drivers
v00000262b918e120_0 .var "ZERO", 0 0;
E_00000262b9079f20 .event anyedge, v00000262b918fa20_0;
E_00000262b907a360 .event anyedge, v00000262b918e300_0, v00000262b918ff20_0, v00000262b918fd40_0;
S_00000262b8febfa0 .scope module, "f1" "aluFORWARD" 9 58, 9 10 0, S_00000262b8febe10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000262b909def0/d .functor BUFZ 8, L_00000262b909d320, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909def0 .delay 8 (10,10,10) L_00000262b909def0/d;
v00000262b918ff20_0 .net "DATA2", 7 0, L_00000262b909d320;  alias, 1 drivers
v00000262b918f660_0 .net "RESULT", 7 0, L_00000262b909def0;  alias, 1 drivers
S_00000262b8ffb9f0 .scope module, "f2" "aluADD" 9 59, 9 19 0, S_00000262b8febe10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000262b918fd40_0 .net "DATA1", 7 0, L_00000262b909e0b0;  alias, 1 drivers
v00000262b918e1c0_0 .net "DATA2", 7 0, L_00000262b909d320;  alias, 1 drivers
v00000262b918fa20_0 .net "RESULT", 7 0, L_00000262b9197750;  alias, 1 drivers
L_00000262b9197750 .delay 8 (20,20,20) L_00000262b9197750/d;
L_00000262b9197750/d .arith/sum 8, L_00000262b909e0b0, L_00000262b909d320;
S_00000262b8ffbb80 .scope module, "f3" "aluAND" 9 60, 9 28 0, S_00000262b8febe10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000262b909d860/d .functor AND 8, L_00000262b909e0b0, L_00000262b909d320, C4<11111111>, C4<11111111>;
L_00000262b909d860 .delay 8 (10,10,10) L_00000262b909d860/d;
v00000262b918f200_0 .net "DATA1", 7 0, L_00000262b909e0b0;  alias, 1 drivers
v00000262b918f520_0 .net "DATA2", 7 0, L_00000262b909d320;  alias, 1 drivers
v00000262b918fac0_0 .net "RESULT", 7 0, L_00000262b909d860;  alias, 1 drivers
S_00000262b8ff78a0 .scope module, "f4" "aluOR" 9 61, 9 37 0, S_00000262b8febe10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000262b909d240/d .functor OR 8, L_00000262b909e0b0, L_00000262b909d320, C4<00000000>, C4<00000000>;
L_00000262b909d240 .delay 8 (10,10,10) L_00000262b909d240/d;
v00000262b918fe80_0 .net "DATA1", 7 0, L_00000262b909e0b0;  alias, 1 drivers
v00000262b918fc00_0 .net "DATA2", 7 0, L_00000262b909d320;  alias, 1 drivers
v00000262b918f8e0_0 .net "RESULT", 7 0, L_00000262b909d240;  alias, 1 drivers
S_00000262b8ff7a30 .scope module, "cpu_im_mux" "mux" 8 334, 10 10 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000262b918f2a0_0 .net "IN1", 7 0, L_00000262b909d630;  alias, 1 drivers
v00000262b918e3a0_0 .net "IN2", 7 0, L_00000262b9196350;  alias, 1 drivers
v00000262b918f840_0 .var "OUT", 7 0;
v00000262b918ec60_0 .net "SELECT", 0 0, v00000262b91926f0_0;  1 drivers
E_00000262b907a520 .event anyedge, v00000262b918ec60_0, v00000262b918e3a0_0, v00000262b918f2a0_0;
S_00000262b902fd40 .scope module, "cpu_mux32" "mux32" 8 340, 11 9 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v00000262b918e8a0_0 .net "IN1", 31 0, v00000262b918e440_0;  alias, 1 drivers
v00000262b918f5c0_0 .net "IN2", 31 0, v00000262b918ebc0_0;  alias, 1 drivers
v00000262b918e940_0 .var "OUT", 31 0;
v00000262b918e260_0 .net "SELECT", 0 0, L_00000262b909de10;  alias, 1 drivers
E_00000262b907a760 .event anyedge, v00000262b918e260_0, v00000262b918f5c0_0, v00000262b918e8a0_0;
S_00000262b902fed0 .scope module, "cpu_neg_mux" "mux" 8 330, 10 10 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000262b918f020_0 .net "IN1", 7 0, L_00000262b909da90;  alias, 1 drivers
v00000262b918e9e0_0 .net "IN2", 7 0, L_00000262b9196fd0;  alias, 1 drivers
v00000262b918f160_0 .var "OUT", 7 0;
v00000262b918ea80_0 .net "SELECT", 0 0, v00000262b9192b50_0;  1 drivers
E_00000262b907a7e0 .event anyedge, v00000262b918ea80_0, v00000262b918e9e0_0, v00000262b918f020_0;
S_00000262b8ffe7a0 .scope module, "cpu_pc_add" "pc_add" 8 104, 12 10 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCADDED";
v00000262b918eee0_0 .net "PC", 31 0, v00000262b9193a50_0;  alias, 1 drivers
v00000262b918e440_0 .var "PCADDED", 31 0;
E_00000262b9079ce0 .event anyedge, v00000262b918eee0_0;
S_00000262b8ffe930 .scope module, "cpu_pc_add_j_beq" "pc_add_j_beq" 8 113, 13 10 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 32 "OFFSET";
    .port_info 3 /OUTPUT 32 "PCADDED";
v00000262b918e620_0 .net "INSTRUCTION", 31 0, L_00000262b9197110;  alias, 1 drivers
v00000262b918e6c0_0 .net "OFFSET", 31 0, v00000262b9193690_0;  alias, 1 drivers
v00000262b918e4e0_0 .net "PC", 31 0, v00000262b918e440_0;  alias, 1 drivers
v00000262b918ebc0_0 .var "PCADDED", 31 0;
E_00000262b9079e60 .event anyedge, v00000262b918e620_0;
S_00000262b9191230 .scope module, "cpu_reg_file" "reg_file" 8 321, 14 11 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000262b909da20/d .functor BUFZ 8, L_00000262b9196530, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909da20 .delay 8 (20,20,20) L_00000262b909da20/d;
L_00000262b909d780/d .functor BUFZ 8, L_00000262b9196850, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000262b909d780 .delay 8 (20,20,20) L_00000262b909d780/d;
v00000262b918f340_0 .net "CLK", 0 0, v00000262b9194160_0;  alias, 1 drivers
v00000262b918ee40_0 .net "IN", 7 0, v00000262b9192510_0;  alias, 1 drivers
v00000262b918ef80_0 .net "INADDRESS", 2 0, L_00000262b9197a70;  alias, 1 drivers
v00000262b91932d0_0 .net "OUT1", 7 0, L_00000262b909da20;  alias, 1 drivers
v00000262b91921f0_0 .net "OUT1ADDRESS", 2 0, L_00000262b9196710;  alias, 1 drivers
v00000262b9192f10_0 .net "OUT2", 7 0, L_00000262b909d780;  alias, 1 drivers
v00000262b9192830_0 .net "OUT2ADDRESS", 2 0, L_00000262b9196f30;  alias, 1 drivers
v00000262b91925b0 .array "REGISTER", 7 0, 7 0;
v00000262b9192c90_0 .net "RESET", 0 0, v00000262b9194e80_0;  alias, 1 drivers
v00000262b9193370_0 .net "WRITE", 0 0, L_00000262b909d1d0;  alias, 1 drivers
v00000262b9193af0_0 .net *"_ivl_0", 7 0, L_00000262b9196530;  1 drivers
v00000262b91923d0_0 .net *"_ivl_10", 4 0, L_00000262b9197bb0;  1 drivers
L_00000262b9198248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b91934b0_0 .net *"_ivl_13", 1 0, L_00000262b9198248;  1 drivers
v00000262b9192dd0_0 .net *"_ivl_2", 4 0, L_00000262b9196d50;  1 drivers
L_00000262b9198200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262b9193910_0 .net *"_ivl_5", 1 0, L_00000262b9198200;  1 drivers
v00000262b9193eb0_0 .net *"_ivl_8", 7 0, L_00000262b9196850;  1 drivers
v00000262b9193050_0 .var/i "i", 31 0;
L_00000262b9196530 .array/port v00000262b91925b0, L_00000262b9196d50;
L_00000262b9196d50 .concat [ 3 2 0 0], L_00000262b9196710, L_00000262b9198200;
L_00000262b9196850 .array/port v00000262b91925b0, L_00000262b9197bb0;
L_00000262b9197bb0 .concat [ 3 2 0 0], L_00000262b9196f30, L_00000262b9198248;
S_00000262b91913c0 .scope module, "cpu_shift" "shift" 8 110, 15 9 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "OFFSET";
    .port_info 1 /OUTPUT 32 "SHIFTED_OFFSET";
v00000262b9193b90_0 .net "OFFSET", 31 0, v00000262b9192150_0;  alias, 1 drivers
v00000262b9193690_0 .var "SHIFTED_OFFSET", 31 0;
E_00000262b907ade0 .event anyedge, v00000262b9193b90_0;
S_00000262b9191d20 .scope module, "cpu_sign_extend" "sign_extend" 8 107, 16 9 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v00000262b9193f50_0 .net "IN", 7 0, L_00000262b91963f0;  1 drivers
v00000262b9192150_0 .var "OUT", 31 0;
E_00000262b907c420 .event anyedge, v00000262b9193f50_0;
S_00000262b9191eb0 .scope module, "cpu_tc" "twos_compliment" 8 326, 17 9 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000262b909d5c0 .functor NOT 8, L_00000262b909d780, C4<00000000>, C4<00000000>, C4<00000000>;
v00000262b91920b0_0 .net "IN", 7 0, L_00000262b909d780;  alias, 1 drivers
v00000262b9192290_0 .net "OUT", 7 0, L_00000262b9196fd0;  alias, 1 drivers
v00000262b9193c30_0 .net *"_ivl_0", 7 0, L_00000262b909d5c0;  1 drivers
L_00000262b9198290 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000262b9193e10_0 .net/2u *"_ivl_2", 7 0, L_00000262b9198290;  1 drivers
L_00000262b9196fd0 .delay 8 (10,10,10) L_00000262b9196fd0/d;
L_00000262b9196fd0/d .arith/sum 8, L_00000262b909d5c0, L_00000262b9198290;
S_00000262b9191550 .scope module, "data_mem_mux" "mux" 8 348, 10 10 0, S_00000262b8ff8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000262b9193550_0 .net "IN1", 7 0, v00000262b918e300_0;  alias, 1 drivers
v00000262b9192fb0_0 .net "IN2", 7 0, L_00000262b909dbe0;  alias, 1 drivers
v00000262b9192510_0 .var "OUT", 7 0;
v00000262b9192bf0_0 .net "SELECT", 0 0, v00000262b91939b0_0;  1 drivers
E_00000262b907bee0 .event anyedge, v00000262b9192bf0_0, v00000262b918c750_0, v00000262b918e300_0;
    .scope S_00000262b8ffe7a0;
T_0 ;
    %wait E_00000262b9079ce0;
    %delay 10, 0;
    %load/vec4 v00000262b918eee0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000262b918e440_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000262b9191d20;
T_1 ;
    %wait E_00000262b907c420;
    %load/vec4 v00000262b9193f50_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000262b9193f50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000262b9192150_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000262b91913c0;
T_2 ;
    %wait E_00000262b907ade0;
    %load/vec4 v00000262b9193b90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000262b9193690_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000262b8ffe930;
T_3 ;
    %wait E_00000262b9079e60;
    %delay 20, 0;
    %load/vec4 v00000262b918e4e0_0;
    %load/vec4 v00000262b918e6c0_0;
    %add;
    %store/vec4 v00000262b918ebc0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000262b9191230;
T_4 ;
    %wait E_00000262b9076ae0;
    %load/vec4 v00000262b9192c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262b9193050_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000262b9193050_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000262b9193050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262b91925b0, 0, 4;
    %load/vec4 v00000262b9193050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262b9193050_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000262b9193370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 10, 0;
    %load/vec4 v00000262b918ee40_0;
    %load/vec4 v00000262b918ef80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262b91925b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000262b9191230;
T_5 ;
    %delay 50, 0;
    %vpi_call 14 89 "$display", "\011\011 TIME \011 R1 \011 R2 \011 R3 \011 R4 \011 R5 \011 R6 \011 R7" {0 0 0};
    %vpi_call 14 90 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v00000262b91925b0, 1>, &A<v00000262b91925b0, 2>, &A<v00000262b91925b0, 3>, &A<v00000262b91925b0, 4>, &A<v00000262b91925b0, 5>, &A<v00000262b91925b0, 6>, &A<v00000262b91925b0, 7> {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000262b902fed0;
T_6 ;
    %wait E_00000262b907a7e0;
    %load/vec4 v00000262b918ea80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000262b918f020_0;
    %cassign/vec4 v00000262b918f160_0;
    %cassign/link v00000262b918f160_0, v00000262b918f020_0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000262b918e9e0_0;
    %cassign/vec4 v00000262b918f160_0;
    %cassign/link v00000262b918f160_0, v00000262b918e9e0_0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000262b8ff7a30;
T_7 ;
    %wait E_00000262b907a520;
    %load/vec4 v00000262b918ec60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000262b918f2a0_0;
    %cassign/vec4 v00000262b918f840_0;
    %cassign/link v00000262b918f840_0, v00000262b918f2a0_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000262b918e3a0_0;
    %cassign/vec4 v00000262b918f840_0;
    %cassign/link v00000262b918f840_0, v00000262b918e3a0_0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000262b902fd40;
T_8 ;
    %wait E_00000262b907a760;
    %load/vec4 v00000262b918e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000262b918f5c0_0;
    %store/vec4 v00000262b918e940_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000262b918e8a0_0;
    %store/vec4 v00000262b918e940_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000262b8febe10;
T_9 ;
    %wait E_00000262b907a360;
    %load/vec4 v00000262b918e760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000262b918e300_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v00000262b918ed00_0;
    %cassign/vec4 v00000262b918e300_0;
    %cassign/link v00000262b918e300_0, v00000262b918ed00_0;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v00000262b918f700_0;
    %cassign/vec4 v00000262b918e300_0;
    %cassign/link v00000262b918e300_0, v00000262b918f700_0;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v00000262b918e080_0;
    %cassign/vec4 v00000262b918e300_0;
    %cassign/link v00000262b918e300_0, v00000262b918e080_0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v00000262b918eb20_0;
    %cassign/vec4 v00000262b918e300_0;
    %cassign/link v00000262b918e300_0, v00000262b918eb20_0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000262b8febe10;
T_10 ;
    %wait E_00000262b9079f20;
    %load/vec4 v00000262b918f700_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b918e120_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918e120_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000262b9191550;
T_11 ;
    %wait E_00000262b907bee0;
    %load/vec4 v00000262b9192bf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000262b9193550_0;
    %cassign/vec4 v00000262b9192510_0;
    %cassign/link v00000262b9192510_0, v00000262b9193550_0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000262b9192fb0_0;
    %cassign/vec4 v00000262b9192510_0;
    %cassign/link v00000262b9192510_0, v00000262b9192fb0_0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000262b8ff8290;
T_12 ;
    %wait E_00000262b9076ae0;
    %load/vec4 v00000262b9194c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262b9193a50_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000262b9192790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %delay 10, 0;
    %load/vec4 v00000262b91935f0_0;
    %store/vec4 v00000262b9193a50_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000262b8ff8290;
T_13 ;
    %wait E_00000262b90796a0;
    %load/vec4 v00000262b9192790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000262b8ff8290;
T_14 ;
    %wait E_00000262b9079e60;
    %load/vec4 v00000262b91928d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000262b91930f0_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v00000262b91930f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b9192330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91926f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9192b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9193870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9195a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b91939b0_0, 0, 1;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000262b8ff8100;
T_15 ;
    %wait E_00000262b9076220;
    %load/vec4 v00000262b918e800_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v00000262b918e580_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/s 1;
    %store/vec4 v00000262b918d8d0_0, 0, 1;
    %load/vec4 v00000262b918e800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v00000262b918e580_0;
    %nor/r;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0 T_15.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.4, 8;
T_15.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.4, 8;
 ; End of false expr.
    %blend;
T_15.4;
    %pad/s 1;
    %store/vec4 v00000262b918f7a0_0, 0, 1;
    %load/vec4 v00000262b918e800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v00000262b918e580_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %pad/s 1;
    %store/vec4 v00000262b918f980_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000262b8ff8100;
T_16 ;
    %wait E_00000262b9076ae0;
    %load/vec4 v00000262b918f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000262b918f0c0, 4;
    %store/vec4 v00000262b918cbb0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918cbb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262b918fca0_0, 4, 8;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000262b918f0c0, 4;
    %store/vec4 v00000262b918d470_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918d470_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262b918fca0_0, 4, 8;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000262b918f0c0, 4;
    %store/vec4 v00000262b918cc50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918cc50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262b918fca0_0, 4, 8;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000262b918f0c0, 4;
    %store/vec4 v00000262b918ccf0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918ccf0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262b918fca0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918d8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918f7a0_0, 0, 1;
T_16.0 ;
    %load/vec4 v00000262b918f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000262b918f480_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000262b918d0b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918d0b0_0;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000262b918f0c0, 4, 0;
    %load/vec4 v00000262b918f480_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000262b918d290_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918d290_0;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000262b918f0c0, 4, 0;
    %load/vec4 v00000262b918f480_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000262b918d5b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918d5b0_0;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000262b918f0c0, 4, 0;
    %load/vec4 v00000262b918f480_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000262b918d1f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000262b918d1f0_0;
    %load/vec4 v00000262b918d6f0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000262b918f0c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918d8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918f980_0, 0, 1;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000262b8ff8100;
T_17 ;
    %wait E_00000262b90768e0;
    %load/vec4 v00000262b918f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262b918d830_0, 0, 32;
T_17.2 ;
    %load/vec4 v00000262b918d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000262b918d830_0;
    %store/vec4a v00000262b918f0c0, 4, 0;
    %load/vec4 v00000262b918d830_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262b918d830_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918d8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b918f980_0, 0, 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000262b8ff9970;
T_18 ;
    %wait E_00000262b9076720;
    %load/vec4 v00000262b909b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000262b909bfe0_0, 0, 8;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v00000262b909b360_0;
    %store/vec4 v00000262b909bfe0_0, 0, 8;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v00000262b909b400_0;
    %store/vec4 v00000262b909bfe0_0, 0, 8;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v00000262b909b540_0;
    %store/vec4 v00000262b909bfe0_0, 0, 8;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v00000262b909b7c0_0;
    %store/vec4 v00000262b909bfe0_0, 0, 8;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000262b8ff61d0;
T_19 ;
    %wait E_00000262b9076120;
    %load/vec4 v00000262b909b860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v00000262b909c3a0_0;
    %flag_set/vec4 10;
    %jmp/1 T_19.8, 10;
    %load/vec4 v00000262b909b180_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_19.8;
    %flag_get/vec4 10;
    %jmp/0 T_19.7, 10;
    %load/vec4 v00000262b909bc20_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v00000262b909ba40_0;
    %nor/r;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v00000262b909c3a0_0;
    %flag_set/vec4 10;
    %jmp/1 T_19.13, 10;
    %load/vec4 v00000262b909b180_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_19.13;
    %flag_get/vec4 10;
    %jmp/0 T_19.12, 10;
    %load/vec4 v00000262b909bc20_0;
    %and;
T_19.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.11, 9;
    %load/vec4 v00000262b909ba40_0;
    %nor/r;
    %and;
T_19.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
T_19.10 ;
T_19.5 ;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v00000262b909bd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
T_19.15 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v00000262b909bd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000262b909bf40_0, 0, 3;
T_19.17 ;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000262b8ff61d0;
T_20 ;
    %wait E_00000262b9076b20;
    %load/vec4 v00000262b909b860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %jmp T_20.3;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909cb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909af00_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000262b909c800_0, 0, 6;
    %pushi/vec4 255, 255, 32;
    %store/vec4 v00000262b909be00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909c1c0_0, 0, 1;
    %jmp T_20.3;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b909cb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909af00_0, 0, 1;
    %load/vec4 v00000262b909c760_0;
    %load/vec4 v00000262b909cc60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000262b909c800_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000262b909be00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b909c1c0_0, 0, 1;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909cb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b909af00_0, 0, 1;
    %load/vec4 v00000262b909b9a0_0;
    %load/vec4 v00000262b909cc60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000262b909c800_0, 0, 6;
    %load/vec4 v00000262b909b2c0_0;
    %store/vec4 v00000262b909be00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b909c1c0_0, 0, 1;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000262b8ff61d0;
T_21 ;
    %wait E_00000262b9076060;
    %load/vec4 v00000262b909afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000262b909b860_0, 0, 3;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000262b909bf40_0;
    %store/vec4 v00000262b909b860_0, 0, 3;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000262b909e5e0;
T_22 ;
    %wait E_00000262b9075fa0;
    %load/vec4 v00000262b918c4d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.2, 8;
    %load/vec4 v00000262b918ca70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.2;
    %jmp/0xz  T_22.0, 8;
    %delay 10, 0;
    %load/vec4 v00000262b918db50_0;
    %parti/s 2, 0, 2;
    %store/vec4 v00000262b909c620_0, 0, 2;
    %load/vec4 v00000262b918db50_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000262b909c6c0_0, 0, 3;
    %load/vec4 v00000262b918db50_0;
    %parti/s 3, 5, 4;
    %store/vec4 v00000262b909c080_0, 0, 3;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000262b909e5e0;
T_23 ;
    %wait E_00000262b90763e0;
    %load/vec4 v00000262b918c4d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_23.2, 8;
    %load/vec4 v00000262b918ca70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.2;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %pad/s 1;
    %store/vec4 v00000262b909b5e0_0, 0, 1;
    %load/vec4 v00000262b918c4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.5, 9;
    %load/vec4 v00000262b918ca70_0;
    %nor/r;
    %and;
T_23.5;
    %flag_set/vec4 8;
    %jmp/0 T_23.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.4, 8;
T_23.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.4, 8;
 ; End of false expr.
    %blend;
T_23.4;
    %pad/s 1;
    %store/vec4 v00000262b909b680_0, 0, 1;
    %load/vec4 v00000262b918c4d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.8, 9;
    %load/vec4 v00000262b918ca70_0;
    %and;
T_23.8;
    %flag_set/vec4 8;
    %jmp/0 T_23.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.7, 8;
T_23.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.7, 8;
 ; End of false expr.
    %blend;
T_23.7;
    %pad/s 1;
    %store/vec4 v00000262b909c300_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000262b909e5e0;
T_24 ;
    %wait E_00000262b9076ae0;
    %load/vec4 v00000262b909b680_0;
    %load/vec4 v00000262b918cf70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909b680_0, 0, 1;
T_24.0 ;
    %load/vec4 v00000262b909c300_0;
    %load/vec4 v00000262b918cf70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909c300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000262b918df10, 4, 0;
    %load/vec4 v00000262b909c620_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.4 ;
    %load/vec4 v00000262b918d510_0;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000262b918dd30, 4, 5;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v00000262b918d510_0;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000262b918dd30, 4, 5;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v00000262b918d510_0;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000262b918dd30, 4, 5;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v00000262b918d510_0;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000262b918dd30, 4, 5;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
T_24.2 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000262b909e5e0;
T_25 ;
    %wait E_00000262b9076020;
    %load/vec4 v00000262b918da10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %delay 10, 0;
    %load/vec4 v00000262b918c890_0;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000262b918dd30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000262b918c390, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000262b918df10, 4, 0;
    %load/vec4 v00000262b909c080_0;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000262b918c070, 4, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000262b909e5e0;
T_26 ;
    %wait E_00000262b90768a0;
    %load/vec4 v00000262b918cf70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v00000262b918d3d0_0;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000262b918dd30, 4;
    %store/vec4 v00000262b918cb10_0, 0, 32;
    %load/vec4 v00000262b909c6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000262b918c070, 4;
    %store/vec4 v00000262b909b720_0, 0, 3;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000262b909e5e0;
T_27 ;
    %wait E_00000262b90768e0;
    %load/vec4 v00000262b918c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262b918d970_0, 0, 32;
T_27.2 ;
    %load/vec4 v00000262b918d970_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000262b918d970_0;
    %store/vec4a v00000262b918dd30, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v00000262b918d970_0;
    %store/vec4a v00000262b918c070, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000262b918d970_0;
    %store/vec4a v00000262b918df10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000262b918d970_0;
    %store/vec4a v00000262b918c390, 4, 0;
    %load/vec4 v00000262b918d970_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262b918d970_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b909c300_0, 0, 1;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000262b909e280;
T_28 ;
    %vpi_call 2 43 "$readmemb", "instr_mem.mem", v00000262b9196df0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_00000262b909e280;
T_29 ;
    %vpi_call 2 69 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000262b909e280 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262b9194e80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262b9194e80_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_29;
    .scope S_00000262b909e280;
T_30 ;
    %delay 40, 0;
    %load/vec4 v00000262b9194160_0;
    %inv;
    %store/vec4 v00000262b9194160_0, 0, 1;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    ".\cpu_tb.v";
    "./dataCache.v";
    "./comparator.v";
    "./dcacheFSM_skeleton.v";
    "./mux4to1.v";
    "./dataMemory.v";
    "./cpu.v";
    "./alu.v";
    "./mux.v";
    "./mux32.v";
    "./pc_add.v";
    "./pc_add_j_beq.v";
    "./reg_file.v";
    "./shift.v";
    "./sign_extend.v";
    "./twos_compliment.v";
