##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for DS18x8_clock_delay
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_PH_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_PH_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_1                         | Frequency: 90.51 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)       | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                   | Target: 24.00 MHz  | 
Clock: DS18x8_clock_delay              | Frequency: 43.73 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             7.8125e+007      78113952    N/A              N/A         N/A              N/A         N/A              N/A         
DS18x8_clock_delay  DS18x8_clock_delay  1e+009           999977134   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase             
-------------------------  ------------  ---------------------------  
Pin_00(0)_PAD:out          23783         CyBUS_CLK:R                  
Pin_PERIPUMP_OUT_1(0)_PAD  24511         Clock_1:R                    
Pin_PERIPUMP_OUT_2(0)_PAD  24330         Clock_1:R                    
Pin_PERIPUMP_OUT_3(0)_PAD  23461         Clock_1:R                    
SCL_1(0)_PAD:out           19463         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out           19775         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.51 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2595   4885  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8235  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10548  78113952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DS18x8_clock_delay
************************************************
Clock: DS18x8_clock_delay
Frequency: 43.73 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18636
-------------------------------------   ----- 
End-of-path arrival time (ps)           18636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      6104   7354  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350  10704  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2802  13506  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  18636  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18636  999977134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2595   4885  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8235  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10548  78113952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18636
-------------------------------------   ----- 
End-of-path arrival time (ps)           18636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      6104   7354  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350  10704  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2802  13506  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  18636  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18636  999977134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2595   4885  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8235  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10548  78113952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2580   4870  78114070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78114242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10258
-------------------------------------   ----- 
End-of-path arrival time (ps)           10258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/main_1          macrocell2      2303   4593  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/q               macrocell2      3350   7943  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10258  78114242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114368p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2282   4572  78114368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114885p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  78114808  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2805   4055  78114885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78115094p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  78115004  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2596   3846  78115094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116373p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116373  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0    macrocell14     2607   5117  78116373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_158/main_1
Capture Clock  : Net_158/clock_0
Path slack     : 78116373p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116373  RISE       1
Net_158/main_1                                     macrocell16     2607   5117  78116373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_51/main_1
Capture Clock  : Net_51/clock_0
Path slack     : 78116380p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116380  RISE       1
Net_51/main_1                                      macrocell11     2600   5110  78116380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78116387p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116373  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1        macrocell15     2593   5103  78116387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116389p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116380  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0    macrocell7      2591   5101  78116389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78116389p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116380  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1        macrocell9      2591   5101  78116389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : Net_158/main_0
Capture Clock  : Net_158/clock_0
Path slack     : 78117463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  78114808  RISE       1
Net_158/main_0                                macrocell16   2777   4027  78117463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_51/main_0
Capture Clock  : Net_51/clock_0
Path slack     : 78117657p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78115004  RISE       1
Net_51/main_0                                 macrocell11   2583   3833  78117657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_66/main_0
Capture Clock  : Net_66/clock_0
Path slack     : 78117657p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78115004  RISE       1
Net_66/main_0                                 macrocell12   2583   3833  78117657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_66/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0
Path slack     : 78117921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/clock_0           macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q   macrocell8    1250   1250  78117921  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0  macrocell10   2319   3569  78117921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  78117940  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0      macrocell6     2340   3550  78117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78117943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  78117943  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0  macrocell9    2297   3547  78117943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78117951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  78117951  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0  macrocell15   2289   3539  78117951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  78117966  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0      macrocell13    2314   3524  78117966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_0\/q               macrocell9     1250   1250  78120927  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  78120927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_1\/q               macrocell10    1250   1250  78120929  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  78120929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:status_0\/q               macrocell15    1250   1250  78120954  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2296   3546  78120954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18636
-------------------------------------   ----- 
End-of-path arrival time (ps)           18636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      6104   7354  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350  10704  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2802  13506  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  18636  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18636  999977134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980434p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13506
-------------------------------------   ----- 
End-of-path arrival time (ps)           13506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      6104   7354  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350  10704  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2802  13506  999980434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13477
-------------------------------------   ----- 
End-of-path arrival time (ps)           13477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      6104   7354  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350  10704  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   2773  13477  999980463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999985710p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_231/q                                               macrocell18     1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   6980   8230  999985710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999986207p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   4233   7733  999986207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986462p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13038
-------------------------------------   ----- 
End-of-path arrival time (ps)           13038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                             model name    delay     AT      slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q    macrocell22    1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/main_3        macrocell3     6114   7364  999986462  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/q             macrocell3     3350  10714  999986462  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0  statusicell3   2323  13038  999986462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986632p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3808   7308  999986632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999986884p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_231/q                                               macrocell18     1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   5806   7056  999986884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999986996p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_231/q                                               macrocell18   1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0  macrocell23   8244   9494  999986996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999988193p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5      macrocell19     4797   8297  999988193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999988193p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4      macrocell20     4797   8297  999988193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999988737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_231/q                                         macrocell18   1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0  macrocell19   6503   7753  999988737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999988737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_231/q                                         macrocell18   1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0  macrocell20   6503   7753  999988737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999988737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_231/q                                               macrocell18   1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0  macrocell22   6503   7753  999988737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : Net_231/main_3
Capture Clock  : Net_231/clock_0
Path slack     : 999989126p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999977134  RISE       1
Net_231/main_3                                     macrocell18   6114   7364  999989126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999989136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7   macrocell19   6104   7354  999989136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999989136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6   macrocell20   6104   7354  999989136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999989136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22   1250   1250  999977134  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5  macrocell22   6104   7354  999989136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_231/main_2
Capture Clock  : Net_231/clock_0
Path slack     : 999989174p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999983332  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999983332  RISE       1
Net_231/main_2                                        macrocell18     3816   7316  999989174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999990850  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3  macrocell22   4390   5640  999990850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:run_mode\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0
Path slack     : 999990995p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990995  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/main_0                     macrocell17    4285   5495  999990995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990995p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990995  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1           macrocell23    4285   5495  999990995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991412p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999990850  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3  macrocell23   3828   5078  999991412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991554p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990995  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1                 macrocell19    3726   4936  999991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991554p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990995  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1           macrocell22    3726   4936  999991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991915p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999991915  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4  macrocell23    3365   4575  999991915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991936p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999991915  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4  macrocell22    3344   4554  999991936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_231/q
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999992250p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Recovery time                                                               0
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name    delay     AT      slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ---------  ----  ------
Net_231/q                                         macrocell18    1250   1250  999982410  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset  statusicell3   6500   7750  999992250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_231/main_0
Capture Clock  : Net_231/clock_0
Path slack     : 999992475p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980475  RISE       1
Net_231/main_0                                                   macrocell18    2805   4015  999992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992475p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980475  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2           macrocell23    2805   4015  999992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980475  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2                 macrocell19    2802   4012  999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980475  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1                 macrocell20    2802   4012  999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980475  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2           macrocell22    2802   4012  999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : Net_231/main_1
Capture Clock  : Net_231/clock_0
Path slack     : 999992634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q  macrocell17   1250   1250  999989970  RISE       1
Net_231/main_1                           macrocell18   2606   3856  999992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999989970  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4  macrocell19   2606   3856  999992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999989970  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3  macrocell20   2606   3856  999992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992926p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992926  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6  macrocell19   2314   3564  999992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992926p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992926  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5  macrocell20   2314   3564  999992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992933p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999980931  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3  macrocell19   2307   3557  999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992933p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999980931  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2  macrocell20   2307   3557  999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992943p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q       macrocell23   1250   1250  999992943  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5  macrocell23   2297   3547  999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_last\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0
Path slack     : 999992959p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0       controlcell6   1210   1210  999991915  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/main_0  macrocell21    2321   3531  999992959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

