{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702282782474 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB_4 EPM240F100C4 " "Selected device EPM240F100C4 for design \"LAB_4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702282782474 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EPM570F100C4 " "Selected EPM570F100C4 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Quartus II" 0 -1 1702282782536 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1702282782536 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "96 " "Selected migration device list is legal with 96 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1702282782692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702282782692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702282782692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702282782739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702282782802 ""}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_TRISTATED_INPUT" "2 " "Selected device migration path implemented 2 pin(s) as tristated input(s)" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H6 " "Pin \"H6\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "C6 " "Pin \"C6\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""}  } {  } 0 15819 "Selected device migration path implemented %1!d! pin(s) as tristated input(s)" 0 0 "Fitter" 0 -1 1702282782974 ""}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_GND" "2 " "Selected device migration path implemented 2 pin(s) as GND" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H5 " "Pin \"H5\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "C5 " "Pin \"C5\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""}  } {  } 0 15821 "Selected device migration path implemented %1!d! pin(s) as GND" 0 0 "Fitter" 0 -1 1702282782974 ""}
{ "Info" "IFYGR_FYGR_MIGRATION_PIN_CANNOT_BE_USED_AS" "4 regular " "Selected device migration path cannot use 4 pins as \"regular\" I/Os" { { "Info" "IFYGR_FYGR_MIGRATION_PIN_NAME_SUB" "H5 " "Pin \"H5\"" {  } {  } 2 186420 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""} { "Info" "IFYGR_FYGR_MIGRATION_PIN_NAME_SUB" "H6 " "Pin \"H6\"" {  } {  } 2 186420 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""} { "Info" "IFYGR_FYGR_MIGRATION_PIN_NAME_SUB" "C6 " "Pin \"C6\"" {  } {  } 2 186420 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""} { "Info" "IFYGR_FYGR_MIGRATION_PIN_NAME_SUB" "C5 " "Pin \"C5\"" {  } {  } 2 186420 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702282782974 ""}  } {  } 2 186419 "Selected device migration path cannot use %1!d! pins as \"%2!s!\" I/Os" 0 0 "Fitter" 0 -1 1702282782974 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "newq0 " "Pin newq0 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { newq0 } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 88 1440 1616 104 "newq0" "" } { 504 744 800 520 "newq0" "" } { 312 1144 1184 328 "newq0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { newq0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 464 1312 1488 480 "q\[3..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 464 1312 1488 480 "q\[3..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 464 1312 1488 480 "q\[3..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 464 1312 1488 480 "q\[3..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "newq1 " "Pin newq1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { newq1 } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 152 1456 1632 168 "newq1" "" } { 104 1008 1072 120 "newq1" "" } { 216 1144 1184 232 "newq1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { newq1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "newq2 " "Pin newq2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { newq2 } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 192 1448 1624 208 "newq2" "" } { 328 1008 1064 344 "newq2" "" } { 120 1144 1184 136 "newq2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { newq2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "newq3 " "Pin newq3 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { newq3 } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 232 1448 1624 248 "newq3" "" } { 24 1144 1184 40 "newq3" "" } { 552 1008 1072 568 "newq3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { newq3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Pin b not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 632 1200 1368 648 "b" "" } { 624 1368 1424 640 "b" "" } { 216 624 680 232 "b" "" } { 336 624 680 352 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Pin a not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 560 1200 1368 576 "a" "" } { 552 1368 1424 568 "a" "" } { 88 624 680 104 "a" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 512 1200 1368 528 "clock" "" } { 504 1368 1432 520 "clock" "" } { 40 1144 1184 56 "clock" "" } { 136 1144 1184 152 "clock" "" } { 232 1144 1184 248 "clock" "" } { 328 1144 1184 344 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702282783005 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1702282783005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB_4.sdc " "Synopsys Design Constraints File file not found: 'LAB_4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702282783067 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702282783067 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1702282783083 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702282783083 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702282783083 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702282783083 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702282783083 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702282783083 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702282783083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702282783083 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702282783083 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN E1 " "Automatically promoted signal \"clock\" to use Global clock in PIN E1" {  } { { "LAB_4.bdf" "" { Schematic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/LAB_4.bdf" { { 512 1200 1368 528 "clock" "" } { 504 1368 1432 520 "clock" "" } { 40 1144 1184 56 "clock" "" } { 136 1144 1184 152 "clock" "" } { 232 1144 1184 248 "clock" "" } { 328 1144 1184 344 "clock" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702282783083 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702282783083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1702282783083 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1702282783099 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1702282783161 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1702282783161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1702282783161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702282783161 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1702282783161 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1702282783161 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702282783161 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702282783161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702282783161 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1702282783161 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702282783161 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702282783177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702282783286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702282783333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702282783349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702282783974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702282783974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702282784020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1702282784192 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702282784192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702282784505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1702282784505 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702282784505 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1702282784505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702282784520 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702282784567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/output_files/LAB_4.fit.smsg " "Generated suppressed messages file C:/Users/SystemX/Documents/GitHub/Practic_MIREA/AVMS/Quartus/LAB_4/output_files/LAB_4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702282784630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702282784739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:19:44 2023 " "Processing ended: Mon Dec 11 11:19:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702282784739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702282784739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702282784739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702282784739 ""}
