module REG_32bits 
#(parameter n = 32)
(
	input [n-1:0] R,
	input Rin, clk, resetn,
	output reg [n-1:0] Q
);

always @(posedge clk, negedge resetn) begin
	if (!resetn) begin
			Count <= {n{1'b0}};
		end
		else 
	if (Rin == 1'b1) begin
		Q <= R;
	end
end

endmodule