# ucas_ca_lab_2020

This is a repo for CA-lab-2020 in UCAS by [@XinyiYuan](https://github.com/XinyiYuan) and [@chuan-325](https://github.com/chuan-325).

The repo records every struggle of us when fighting with the coding & designing task.

We did not complete all the tasks due to lack of ability. Hope the incomplete work can help u.

And if u have any questions in the code, plz feel free to raise **issue** in the original repo.

> I will continue studing COMPUTER ARCHITECTURE!

```
Repo structure:
|
|--lab05\CPU_CDE\mycpu_verify\rtl\myCPU
|--lab06\CPU_CDE\mycpu_verify\rtl\myCPU
|--lab07\CPU_CDE\mycpu_verify\rtl\myCPU
|--lab08\CPU_CDE\mycpu_verify\rtl\myCPU
|--lab09\CPU_CDE\mycpu_verify\rtl\myCPU
|--lab09\CPU_CDE\mycpu_verify\rtl\myCPU
|--lab10\CPU_CDE_SRAM\mycpu_sram_verify\rtl\myCPU
|--lab11\CPU_CDE_SRAM\mycpu_sram_verify\rtl\myCPU [lab12\ is better]
|--lab12\CPU_CDE_SRAM\mycpu_sram_verify\rtl\myCPU [nearly same with lab11]
|--lab13\tlb_verify\rtl\tlb
|--lab14\CPU_CDE_AXI\mycpu_axi_verify\rtl\myCPU   [not formatted]
|--lab15\CPU_CDE_AXI\mycpu_axi_verify\rtl\myCPU   [not completed]
|--lab16\cache_verify\rtl\cache                   [not completed]
```

**CPU Design Environment(CDE)**:
- CPU_CDE:           ~lab09
- CPU_CDE_SRAM: lab10~lab12
- CPU_AXI:      lab14~lab15

**Module Design Environment**:
- tlb_verify:   lab13
- cache_verify: lab16

