<stg><name>Bert_layer_Pipeline_l_mean_var_i15</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc64.i:0 %i15_1 = load i4 %i15

]]></Node>
<StgValue><ssdm name="i15_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc64.i:1 %icmp_ln333 = icmp_eq  i4 %i15_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc64.i:3 %add_ln333 = add i4 %i15_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc64.i:4 %br_ln333 = br i1 %icmp_ln333, void %for.inc64.i.split, void %l_j15.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.inc64.i.split:0 %zext_ln333 = zext i4 %i15_1

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i.split:3 %mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc64.i.split:4 %v183 = load i4 %mean_addr

]]></Node>
<StgValue><ssdm name="v183"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i.split:7 %mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="mean2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
for.inc64.i.split:8 %v185 = load i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="v185"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.i.split:15 %store_ln333 = store i4 %add_ln333, i4 %i15

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc64.i.split:4 %v183 = load i4 %mean_addr

]]></Node>
<StgValue><ssdm name="v183"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
for.inc64.i.split:8 %v185 = load i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="v185"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="53" st_id="6" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="55" st_id="7" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="57" st_id="8" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="59" st_id="9" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="61" st_id="10" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="63" st_id="11" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="65" st_id="12" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="67" st_id="13" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="69" st_id="14" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="71" st_id="15" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="73" st_id="16" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="75" st_id="17" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="77" st_id="18" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:5 %v184 = fdiv i32 %v183, i32 768

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:9 %v186 = fdiv i32 %v185, i32 768

]]></Node>
<StgValue><ssdm name="v186"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="79" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc64.i.split:6 %store_ln337 = store i32 %v184, i4 %mean_addr

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc64.i.split:10 %store_ln340 = store i32 %v186, i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:11 %v189 = fmul i32 %v184, i32 %v184

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="82" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:11 %v189 = fmul i32 %v184, i32 %v184

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="83" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:11 %v189 = fmul i32 %v184, i32 %v184

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="84" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:11 %v189 = fmul i32 %v184, i32 %v184

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="85" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:12 %v190 = fsub i32 %v186, i32 %v189

]]></Node>
<StgValue><ssdm name="v190"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="86" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:12 %v190 = fsub i32 %v186, i32 %v189

]]></Node>
<StgValue><ssdm name="v190"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="87" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:12 %v190 = fsub i32 %v186, i32 %v189

]]></Node>
<StgValue><ssdm name="v190"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="88" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:12 %v190 = fsub i32 %v186, i32 %v189

]]></Node>
<StgValue><ssdm name="v190"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="89" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i.split:12 %v190 = fsub i32 %v186, i32 %v189

]]></Node>
<StgValue><ssdm name="v190"/></StgValue>
</operation>

<operation id="95" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
l_j15.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="90" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.i.split:1 %specpipeline_ln334 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln334"/></StgValue>
</operation>

<operation id="91" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.i.split:2 %specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln333"/></StgValue>
</operation>

<operation id="92" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i.split:13 %var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="var_addr"/></StgValue>
</operation>

<operation id="93" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc64.i.split:14 %store_ln345 = store i32 %v190, i4 %var_addr

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="94" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.i.split:16 %br_ln333 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
