 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : floating_point_adder_sequential
Version: G-2012.06-SP2
Date   : Tue Dec 29 04:58:52 2015
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_4/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_6/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_10/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_18/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_18/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U39/ZN (AND2_X1)                                 0.04       4.62 f
  sll_99/B[18] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U761/ZN (NOR3_X1)                                       0.05       4.67 r
  U437/ZN (AND4_X1)                                       0.07       4.74 r
  U434/ZN (NAND4_X1)                                      0.04       4.78 f
  U763/ZN (AOI221_X1)                                     0.07       4.84 r
  U783/ZN (AND3_X1)                                       0.05       4.90 r
  U759/ZN (AOI211_X1)                                     0.03       4.93 f
  reg_result_reg[31]/D (DFF_X1)                           0.01       4.94 f
  data arrival time                                                  4.94

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[31]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/CO (FA_X1)                                 0.08       4.24 f
  sub_100/U2_2/CO (FA_X1)                                 0.08       4.32 f
  sub_100/U2_3/CO (FA_X1)                                 0.08       4.40 f
  sub_100/U2_4/CO (FA_X1)                                 0.08       4.48 f
  sub_100/U2_5/CO (FA_X1)                                 0.08       4.56 f
  sub_100/U2_6/CO (FA_X1)                                 0.08       4.64 f
  sub_100/U2_7/S (FA_X1)                                  0.11       4.76 r
  sub_100/DIFF[7] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.76 r
  U537/ZN (AOI22_X1)                                      0.03       4.79 f
  U672/ZN (NOR2_X1)                                       0.04       4.83 r
  reg_result_reg[30]/D (DFF_X1)                           0.01       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[30]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/CO (FA_X1)                                 0.08       4.24 f
  sub_100/U2_2/CO (FA_X1)                                 0.08       4.32 f
  sub_100/U2_3/CO (FA_X1)                                 0.08       4.40 f
  sub_100/U2_4/CO (FA_X1)                                 0.08       4.48 f
  sub_100/U2_5/CO (FA_X1)                                 0.08       4.56 f
  sub_100/U2_6/S (FA_X1)                                  0.11       4.68 r
  sub_100/DIFF[6] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.68 r
  U539/ZN (AOI22_X1)                                      0.03       4.71 f
  U674/ZN (NOR2_X1)                                       0.04       4.75 r
  reg_result_reg[29]/D (DFF_X1)                           0.01       4.76 r
  data arrival time                                                  4.76

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[29]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_4/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_6/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_10/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_18/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_18/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U39/ZN (AND2_X1)                                 0.04       4.62 f
  sll_99/B[18] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U760/ZN (INV_X1)                                        0.02       4.65 r
  U571/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[18]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[18]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_9/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_9/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_17/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_17/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U40/ZN (AND2_X1)                                 0.04       4.62 f
  sll_99/B[17] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U575/ZN (INV_X1)                                        0.02       4.65 r
  U574/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[17]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[17]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_10/Z (MUX2_X1)                              0.08       4.35 f
  sll_99/M1_1_10/Z (MUX2_X1)                              0.06       4.41 f
  sll_99/M1_2_14/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_22/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_22/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U34/ZN (AND2_X1)                                 0.04       4.62 f
  sll_99/B[22] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U771/ZN (INV_X1)                                        0.02       4.65 r
  U569/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[22]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[22]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_7/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_11/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_19/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_19/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U38/ZN (AND2_X1)                                 0.04       4.62 f
  sll_99/B[19] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U755/ZN (INV_X1)                                        0.02       4.65 r
  U570/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[19]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[19]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_9/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_13/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_21/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_21/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U35/ZN (AND2_X1)                                 0.03       4.62 f
  sll_99/B[21] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U493/ZN (INV_X1)                                        0.02       4.64 r
  U782/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[21]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[21]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_2/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_4/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_8/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_16/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_16/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U41/ZN (AND2_X1)                                 0.03       4.62 f
  sll_99/B[16] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U495/ZN (INV_X1)                                        0.02       4.64 r
  U549/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[16]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[16]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_10/Z (MUX2_X1)                              0.08       4.35 f
  sll_99/M1_1_12/Z (MUX2_X1)                              0.06       4.41 f
  sll_99/M1_2_12/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_20/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/M1_4_20/Z (MUX2_X1)                              0.06       4.59 f
  sll_99/U36/ZN (AND2_X1)                                 0.03       4.62 f
  sll_99/B[20] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.62 f
  U494/ZN (INV_X1)                                        0.02       4.64 r
  U550/ZN (OAI22_X1)                                      0.03       4.68 f
  reg_result_reg[20]/D (DFF_X1)                           0.01       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[20]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/CO (FA_X1)                                 0.08       4.24 f
  sub_100/U2_2/CO (FA_X1)                                 0.08       4.32 f
  sub_100/U2_3/CO (FA_X1)                                 0.08       4.40 f
  sub_100/U2_4/CO (FA_X1)                                 0.08       4.48 f
  sub_100/U2_5/S (FA_X1)                                  0.11       4.59 r
  sub_100/DIFF[5] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.59 r
  U534/ZN (AOI22_X1)                                      0.03       4.63 f
  U669/ZN (NOR2_X1)                                       0.04       4.67 r
  reg_result_reg[28]/D (DFF_X1)                           0.01       4.68 r
  data arrival time                                                  4.68

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[28]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_2/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_4/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_4/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_12/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/U45/ZN (AND2_X1)                                 0.04       4.57 f
  sll_99/B[12] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.57 f
  U556/ZN (INV_X1)                                        0.02       4.59 r
  U555/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[12]/D (DFF_X1)                           0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[12]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_4/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_6/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_6/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_14/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/U43/ZN (AND2_X1)                                 0.03       4.57 f
  sll_99/B[14] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.57 f
  U501/ZN (INV_X1)                                        0.02       4.59 r
  U547/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[14]/D (DFF_X1)                           0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[14]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_9/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_13/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_13/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/U44/ZN (AND2_X1)                                 0.04       4.57 f
  sll_99/B[13] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.57 f
  U546/ZN (INV_X1)                                        0.02       4.59 r
  U545/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[13]/D (DFF_X1)                           0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[13]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_2/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_4/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_8/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_8/Z (MUX2_X1)                               0.06       4.53 f
  sll_99/U27/ZN (AND2_X1)                                 0.04       4.57 f
  sll_99/B[8] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.57 f
  U552/ZN (INV_X1)                                        0.02       4.59 r
  U551/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[8]/D (DFF_X1)                            0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[8]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_9/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_9/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_9/Z (MUX2_X1)                               0.06       4.53 f
  sll_99/U26/ZN (AND2_X1)                                 0.04       4.57 f
  sll_99/B[9] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.57 f
  U554/ZN (INV_X1)                                        0.02       4.59 r
  U553/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[9]/D (DFF_X1)                            0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[9]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_4/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_6/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_10/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_10/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/U47/ZN (AND2_X1)                                 0.03       4.56 f
  sll_99/B[10] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.56 f
  U499/ZN (INV_X1)                                        0.02       4.59 r
  U557/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[10]/D (DFF_X1)                           0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[10]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_7/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_11/Z (MUX2_X1)                              0.06       4.47 f
  sll_99/M1_3_11/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/U46/ZN (AND2_X1)                                 0.03       4.56 f
  sll_99/B[11] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.56 f
  U497/ZN (INV_X1)                                        0.02       4.59 r
  U559/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[11]/D (DFF_X1)                           0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[11]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_7/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_7/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/M1_3_15/Z (MUX2_X1)                              0.06       4.53 f
  sll_99/U42/ZN (AND2_X1)                                 0.03       4.56 f
  sll_99/B[15] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.56 f
  U502/ZN (INV_X1)                                        0.02       4.59 r
  U548/ZN (OAI22_X1)                                      0.03       4.62 f
  reg_result_reg[15]/D (DFF_X1)                           0.01       4.63 f
  data arrival time                                                  4.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[15]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_2/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_4/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_4/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/U53/ZN (NAND2_X1)                                0.03       4.50 r
  sll_99/U31/ZN (NOR2_X1)                                 0.03       4.53 f
  sll_99/B[4] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.53 f
  U476/ZN (INV_X1)                                        0.03       4.56 r
  U565/ZN (OAI22_X1)                                      0.03       4.59 f
  reg_result_reg[4]/D (DFF_X1)                            0.01       4.60 f
  data arrival time                                                  4.60

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[4]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_4/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_6/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_6/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/U51/ZN (NAND2_X1)                                0.03       4.50 r
  sll_99/U29/ZN (NOR2_X1)                                 0.03       4.53 f
  sll_99/B[6] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.53 f
  U477/ZN (INV_X1)                                        0.03       4.56 r
  U567/ZN (OAI22_X1)                                      0.03       4.59 f
  reg_result_reg[6]/D (DFF_X1)                            0.01       4.60 f
  data arrival time                                                  4.60

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[6]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_2/Z (MUX2_X1)                               0.08       4.35 r
  sll_99/M1_1_2/Z (MUX2_X1)                               0.05       4.40 r
  sll_99/U60/ZN (AND2_X1)                                 0.04       4.44 r
  sll_99/U55/ZN (NAND2_X1)                                0.03       4.47 f
  sll_99/U33/ZN (NOR2_X1)                                 0.05       4.52 r
  sll_99/B[2] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.52 r
  U562/ZN (INV_X1)                                        0.03       4.55 f
  U561/ZN (OAI22_X1)                                      0.04       4.59 r
  reg_result_reg[2]/D (DFF_X1)                            0.01       4.60 r
  data arrival time                                                  4.60

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[2]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U68/ZN (NAND2_X1)                                0.06       4.27 f
  sll_99/M1_0_3/Z (MUX2_X1)                               0.08       4.34 f
  sll_99/M1_1_5/Z (MUX2_X1)                               0.06       4.40 f
  sll_99/M1_2_5/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/U52/ZN (NAND2_X1)                                0.03       4.50 r
  sll_99/U30/ZN (NOR2_X1)                                 0.03       4.52 f
  sll_99/B[5] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.52 f
  U480/ZN (INV_X1)                                        0.03       4.55 r
  U566/ZN (OAI22_X1)                                      0.03       4.58 f
  reg_result_reg[5]/D (DFF_X1)                            0.01       4.59 f
  data arrival time                                                  4.59

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[5]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/CO (FA_X1)                                 0.08       4.24 f
  sub_100/U2_2/CO (FA_X1)                                 0.08       4.32 f
  sub_100/U2_3/CO (FA_X1)                                 0.08       4.40 f
  sub_100/U2_4/S (FA_X1)                                  0.11       4.51 r
  sub_100/DIFF[4] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.51 r
  U536/ZN (AOI22_X1)                                      0.03       4.55 f
  U671/ZN (NOR2_X1)                                       0.04       4.59 r
  reg_result_reg[27]/D (DFF_X1)                           0.01       4.60 r
  data arrival time                                                  4.60

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[27]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U68/ZN (NAND2_X1)                                0.06       4.27 f
  sll_99/M1_0_3/Z (MUX2_X1)                               0.08       4.35 r
  sll_99/M1_1_3/Z (MUX2_X1)                               0.05       4.40 r
  sll_99/U59/ZN (AND2_X1)                                 0.04       4.44 r
  sll_99/U54/ZN (NAND2_X1)                                0.03       4.47 f
  sll_99/U32/ZN (NOR2_X1)                                 0.05       4.52 r
  sll_99/B[3] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.52 r
  U564/ZN (INV_X1)                                        0.03       4.54 f
  U563/ZN (OAI22_X1)                                      0.04       4.58 r
  reg_result_reg[3]/D (DFF_X1)                            0.01       4.59 r
  data arrival time                                                  4.59

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[3]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U3/ZN (NAND2_X2)                                 0.06       4.27 f
  sll_99/M1_0_7/Z (MUX2_X1)                               0.08       4.35 f
  sll_99/M1_1_7/Z (MUX2_X1)                               0.06       4.41 f
  sll_99/M1_2_7/Z (MUX2_X1)                               0.06       4.47 f
  sll_99/U28/ZN (AND3_X1)                                 0.05       4.52 f
  sll_99/B[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.52 f
  U573/ZN (INV_X1)                                        0.03       4.54 r
  U572/ZN (OAI22_X1)                                      0.03       4.57 f
  reg_result_reg[7]/D (DFF_X1)                            0.01       4.58 f
  data arrival time                                                  4.58

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[7]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U17/ZN (NAND2_X1)                                0.06       4.27 f
  sll_99/M1_0_1/Z (MUX2_X1)                               0.08       4.35 r
  sll_99/U64/ZN (AND2_X1)                                 0.04       4.39 r
  sll_99/U61/ZN (AND2_X1)                                 0.04       4.43 r
  sll_99/U56/ZN (NAND2_X1)                                0.03       4.46 f
  sll_99/U37/ZN (NOR2_X1)                                 0.04       4.50 r
  sll_99/B[1] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.50 r
  U481/ZN (INV_X1)                                        0.03       4.53 f
  U558/ZN (OAI22_X1)                                      0.04       4.57 r
  reg_result_reg[1]/D (DFF_X1)                            0.01       4.58 r
  data arrival time                                                  4.58

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[1]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U450/ZN (OR2_X2)                                        0.06       3.97 f
  U449/ZN (NOR2_X1)                                       0.05       4.02 r
  sll_99/SH[7] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.02 r
  sll_99/U16/ZN (INV_X1)                                  0.05       4.07 f
  sll_99/U70/ZN (AOI21_X1)                                0.06       4.13 r
  sll_99/U20/ZN (INV_X1)                                  0.04       4.16 f
  sll_99/U69/ZN (NAND2_X1)                                0.05       4.21 r
  sll_99/U25/ZN (NAND2_X1)                                0.06       4.27 f
  sll_99/U19/ZN (INV_X1)                                  0.04       4.30 r
  sll_99/U67/ZN (AND2_X1)                                 0.04       4.35 r
  sll_99/U65/ZN (AND2_X1)                                 0.04       4.39 r
  sll_99/U62/ZN (AND2_X1)                                 0.04       4.43 r
  sll_99/U57/ZN (NAND2_X1)                                0.03       4.46 f
  sll_99/U48/ZN (NOR2_X1)                                 0.04       4.50 r
  sll_99/B[0] (floating_point_adder_sequential_DW01_ash_0)
                                                          0.00       4.50 r
  U479/ZN (INV_X1)                                        0.03       4.52 f
  U560/ZN (OAI22_X1)                                      0.04       4.57 r
  reg_result_reg[0]/D (DFF_X1)                            0.01       4.57 r
  data arrival time                                                  4.57

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[0]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/CO (FA_X1)                                 0.08       4.24 f
  sub_100/U2_2/CO (FA_X1)                                 0.08       4.32 f
  sub_100/U2_3/S (FA_X1)                                  0.11       4.43 r
  sub_100/DIFF[3] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.43 r
  U535/ZN (AOI22_X1)                                      0.03       4.47 f
  U670/ZN (NOR2_X1)                                       0.04       4.51 r
  reg_result_reg[26]/D (DFF_X1)                           0.01       4.52 r
  data arrival time                                                  4.52

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[26]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/CO (FA_X1)                                 0.08       4.24 f
  sub_100/U2_2/S (FA_X1)                                  0.11       4.35 r
  sub_100/DIFF[2] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.35 r
  U538/ZN (AOI22_X1)                                      0.03       4.38 f
  U673/ZN (NOR2_X1)                                       0.04       4.43 r
  reg_result_reg[25]/D (DFF_X1)                           0.01       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[25]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/CO (FA_X1)                                 0.09       4.15 f
  sub_100/U2_1/S (FA_X1)                                  0.11       4.27 r
  sub_100/DIFF[1] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.27 r
  U540/ZN (AOI22_X1)                                      0.03       4.30 f
  U675/ZN (NOR2_X1)                                       0.04       4.35 r
  reg_result_reg[24]/D (DFF_X1)                           0.01       4.35 r
  data arrival time                                                  4.35

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[24]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_result_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U767/ZN (NAND3_X1)                                      0.05       3.91 f
  U756/ZN (INV_X1)                                        0.05       3.96 r
  U786/ZN (AOI211_X1)                                     0.04       3.99 f
  U606/ZN (AOI21_X1)                                      0.04       4.03 r
  sub_100/B[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.03 r
  sub_100/U7/ZN (INV_X1)                                  0.03       4.06 f
  sub_100/U2_0/S (FA_X1)                                  0.12       4.18 r
  sub_100/DIFF[0] (floating_point_adder_sequential_DW01_sub_0)
                                                          0.00       4.18 r
  U601/ZN (AOI22_X1)                                      0.04       4.22 f
  U668/ZN (NOR2_X1)                                       0.04       4.26 r
  reg_result_reg[23]/D (DFF_X1)                           0.01       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_result_reg[23]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: reg_a_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_overflow_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_a_reg[24]/CK (DFF_X1)                               0.00       0.00 r
  reg_a_reg[24]/Q (DFF_X1)                                0.08       0.08 r
  U799/ZN (AOI21_X1)                                      0.03       0.11 f
  U461/ZN (NAND2_X1)                                      0.02       0.13 r
  U441/ZN (NAND3_X1)                                      0.03       0.17 f
  U443/ZN (NAND3_X1)                                      0.03       0.19 r
  U442/ZN (AND3_X1)                                       0.05       0.24 r
  U453/ZN (NOR3_X1)                                       0.02       0.26 f
  U448/ZN (NOR3_X1)                                       0.05       0.31 r
  U800/ZN (OAI22_X1)                                      0.04       0.35 f
  U726/ZN (OAI21_X1)                                      0.04       0.39 r
  U721/ZN (INV_X1)                                        0.04       0.43 f
  U754/ZN (AOI22_X1)                                      0.06       0.49 r
  U618/ZN (INV_X1)                                        0.05       0.54 f
  sub_63/A[1] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       0.54 f
  sub_63/U2_1/CO (FA_X1)                                  0.10       0.64 f
  sub_63/U2_2/CO (FA_X1)                                  0.08       0.72 f
  sub_63/U2_3/CO (FA_X1)                                  0.08       0.80 f
  sub_63/U2_4/CO (FA_X1)                                  0.08       0.88 f
  sub_63/U2_5/CO (FA_X1)                                  0.08       0.97 f
  sub_63/U2_6/S (FA_X1)                                   0.10       1.07 f
  sub_63/DIFF[6] (floating_point_adder_sequential_DW01_sub_2)
                                                          0.00       1.07 f
  srl_64/SH[6] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.07 f
  srl_64/U5/ZN (OR2_X2)                                   0.06       1.13 f
  srl_64/U142/ZN (NAND2_X1)                               0.05       1.17 r
  srl_64/U139/ZN (OAI222_X1)                              0.05       1.23 f
  srl_64/U53/ZN (INV_X1)                                  0.03       1.25 r
  srl_64/U137/Z (MUX2_X1)                                 0.04       1.30 r
  srl_64/U31/ZN (AOI21_X1)                                0.04       1.33 f
  srl_64/B[0] (floating_point_adder_sequential_DW_rash_0)
                                                          0.00       1.33 f
  add_66/B[0] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       1.33 f
  add_66/U1_0/CO (FA_X1)                                  0.10       1.44 f
  add_66/U1_1/CO (FA_X1)                                  0.08       1.52 f
  add_66/U1_2/CO (FA_X1)                                  0.08       1.60 f
  add_66/U1_3/CO (FA_X1)                                  0.08       1.68 f
  add_66/U1_4/CO (FA_X1)                                  0.08       1.76 f
  add_66/U1_5/CO (FA_X1)                                  0.08       1.84 f
  add_66/U1_6/CO (FA_X1)                                  0.08       1.93 f
  add_66/U1_7/CO (FA_X1)                                  0.08       2.01 f
  add_66/U1_8/CO (FA_X1)                                  0.08       2.09 f
  add_66/U1_9/CO (FA_X1)                                  0.08       2.17 f
  add_66/U1_10/CO (FA_X1)                                 0.08       2.25 f
  add_66/U1_11/CO (FA_X1)                                 0.08       2.33 f
  add_66/U1_12/CO (FA_X1)                                 0.08       2.41 f
  add_66/U1_13/CO (FA_X1)                                 0.08       2.50 f
  add_66/U1_14/CO (FA_X1)                                 0.08       2.58 f
  add_66/U1_15/CO (FA_X1)                                 0.08       2.66 f
  add_66/U1_16/CO (FA_X1)                                 0.08       2.74 f
  add_66/U1_17/CO (FA_X1)                                 0.08       2.82 f
  add_66/U1_18/CO (FA_X1)                                 0.08       2.90 f
  add_66/U1_19/CO (FA_X1)                                 0.08       2.98 f
  add_66/U1_20/CO (FA_X1)                                 0.08       3.07 f
  add_66/U1_21/CO (FA_X1)                                 0.08       3.15 f
  add_66/U1_22/S (FA_X1)                                  0.09       3.24 f
  add_66/SUM[22] (floating_point_adder_sequential_DW01_add_0)
                                                          0.00       3.24 f
  U533/ZN (AOI22_X1)                                      0.04       3.28 r
  U491/ZN (AND4_X1)                                       0.07       3.35 r
  U498/ZN (AND2_X1)                                       0.05       3.40 r
  U368/ZN (AND3_X1)                                       0.06       3.46 r
  U794/ZN (NAND2_X1)                                      0.04       3.51 f
  U777/ZN (NOR3_X1)                                       0.06       3.57 r
  U793/ZN (NAND3_X1)                                      0.05       3.62 f
  U792/ZN (NOR3_X1)                                       0.06       3.68 r
  U781/ZN (AND2_X1)                                       0.05       3.73 r
  U369/ZN (AND3_X1)                                       0.06       3.80 r
  U458/ZN (AND3_X2)                                       0.06       3.86 r
  U764/ZN (NAND3_X1)                                      0.04       3.90 f
  U784/ZN (OAI21_X1)                                      0.04       3.95 r
  U602/ZN (NOR4_X1)                                       0.03       3.97 f
  reg_overflow_reg/D (DFF_X1)                             0.01       3.98 f
  data arrival time                                                  3.98

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  reg_overflow_reg/CK (DFF_X1)                            0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U373/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[0]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[0]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U374/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[1]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[1]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U408/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[2]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[2]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U409/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[3]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[3]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U410/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[4]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[4]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U411/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[5]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[5]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U412/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[6]/D (DFF_X1)                  0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[6]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U413/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[12]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[12]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U414/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[13]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[13]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U415/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[14]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[14]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U416/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[15]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[15]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U375/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[16]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[16]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U376/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[17]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[17]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U377/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[18]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[18]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U378/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[19]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[19]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U379/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[20]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[20]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U380/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[21]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[21]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U381/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[22]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[22]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U382/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[23]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[23]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U715/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[24]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[24]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U383/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[25]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[25]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U384/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[26]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[26]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U385/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[27]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[27]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U386/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[28]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[28]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U387/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[29]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[29]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U388/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[30]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[30]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U627/Z (BUF_X1)                          0.11       0.34 r
  U432/ZN (AND2_X1)                        0.08       0.42 r
  reg_b_reg[31]/D (DFF_X1)                 0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[31]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U417/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[7]/D (DFF_X1)                  0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[7]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U418/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[8]/D (DFF_X1)                  0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[8]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U419/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[9]/D (DFF_X1)                  0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[9]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U389/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[10]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[10]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U390/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[11]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[11]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U420/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[12]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[12]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U421/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[13]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[13]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U422/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[14]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[14]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U423/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[15]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[15]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U391/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[16]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[16]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U392/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[17]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[17]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U393/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[18]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[18]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U394/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[19]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[19]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U395/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[20]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[20]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U396/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[21]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[21]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U397/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[22]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[22]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U398/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[23]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[23]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U716/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[24]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[24]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U717/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[25]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[25]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U399/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[26]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[26]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U400/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[27]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[27]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U401/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[28]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[28]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U402/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[29]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[29]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U403/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[30]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[30]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_a_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U626/Z (BUF_X1)                          0.11       0.34 r
  U433/ZN (AND2_X1)                        0.08       0.42 r
  reg_a_reg[31]/D (DFF_X1)                 0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_a_reg[31]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U404/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[0]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[0]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U405/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[1]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[1]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U424/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[2]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[2]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U425/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[3]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[3]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U426/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[4]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[4]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U427/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[5]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[5]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U428/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[6]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[6]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U429/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[7]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[7]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U430/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[8]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[8]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U431/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[9]/D (DFF_X1)                  0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[9]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U406/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[10]/D (DFF_X1)                 0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[10]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: reg_b_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_adder_sequential
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U714/ZN (INV_X1)                         0.03       0.23 r
  U628/Z (BUF_X1)                          0.06       0.29 r
  U407/ZN (AND2_X1)                        0.05       0.34 r
  reg_b_reg[11]/D (DFF_X1)                 0.01       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  reg_b_reg[11]/CK (DFF_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         4.62


1
