[View]
Entity=tb_RAM_VHDL
Architecture=behavior
TopLevelType=1
[file:.\src\main.vhd]
Enabled=1
[file:.\src\TestBench\single_port_ram_vhdl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\single_port_ram_vhdl_TB_runtest.do]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
