// Seed: 4020321948
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1
);
  wire id_4;
  module_0(
      id_4, id_4, id_4
  );
  wire id_5;
  id_6 :
  assert property (@(posedge 1) 1 ? 1 - "" : 1 != 1)
  else $display;
endmodule
module module_2 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_3 (
    input tri id_0,
    output supply0 id_1,
    output wand id_2,
    input wire id_3,
    output logic id_4
);
  supply0 id_6 = id_0;
  logic [7:0] id_7;
  assign id_7[1<1] = 1 ? 1'h0 : id_0;
  final begin
    id_4 <= 1;
    id_4 <= 1;
    $display(id_0 ==? id_3);
  end
  wire id_8;
  module_0(
      id_8, id_8, id_8
  );
endmodule
