$date
	Sat Oct 22 21:52:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#703234
b100 &
b100 %
1$
b100 !
1"
#703235
0"
#703238
b10 &
b10 %
#703242
b1 &
b1 %
1#
#703246
b0 &
0#
b0 %
0$
#1666513
b10110 !
1"
#1666514
b10110 &
b10110 %
1$
#1666515
0"
#1666518
b1011 &
b1011 %
#1666522
b100010 &
b100010 %
#1666526
b10001 &
b10001 %
#1666530
b110100 &
b110100 %
#1666534
b11010 &
b11010 %
#1666538
b1101 &
b1101 %
#1666542
b101000 &
b101000 %
#1666546
b10100 &
b10100 %
#1666550
b1010 &
b1010 %
#1666554
b101 &
b101 %
#1666558
b10000 &
b10000 %
#1666562
b1000 &
b1000 %
#1666566
b100 &
b100 %
#1666570
b10 &
b10 %
#1666574
b1 &
1#
b1 %
#1666578
b0 &
b0 %
0#
0$
#2701355
b101 !
1"
#2701358
b101 &
b101 %
1$
#2701359
0"
#2701362
b10000 &
b10000 %
#2701366
b1000 &
b1000 %
#2701370
b100 &
b100 %
#2701374
b10 &
b10 %
#2701378
b1 &
b1 %
1#
#2701382
b0 &
0#
b0 %
0$
#4500012
