git clone --depth 1 --no-tags https://github.com/osowatzke/ECE_574A_Assignment1.git f:/verilog_sva_gh_scraper/data/full_repos/742209235
git clone --depth 1 --no-tags https://github.com/jbiggins-cyber/fpga-projects.git f:/verilog_sva_gh_scraper/data/full_repos/747070029
git clone --depth 1 --no-tags https://github.com/tsarnadelis/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/745438119
git clone --depth 1 --no-tags https://github.com/telos27/rv-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/746500008
git clone --depth 1 --no-tags https://github.com/KT0331/NTU_2023_Fall_CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/747197543
git clone --depth 1 --no-tags https://github.com/M4rkX-Y/embedded_design.git f:/verilog_sva_gh_scraper/data/full_repos/743211877
git clone --depth 1 --no-tags https://github.com/yoshiki9636/tiny_axi.git f:/verilog_sva_gh_scraper/data/full_repos/739916763
git clone --depth 1 --no-tags https://github.com/pfrrodrigues/SimpleModelCpp.git f:/verilog_sva_gh_scraper/data/full_repos/744713464
git clone --depth 1 --no-tags https://github.com/N4g3stic/JK-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/742002310
git clone --depth 1 --no-tags https://github.com/harshanabandara/cache.git f:/verilog_sva_gh_scraper/data/full_repos/741539301
git clone --depth 1 --no-tags https://github.com/5S-Peter/TestVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/744937513
git clone --depth 1 --no-tags https://github.com/BavQueens/ELEC-374-Group-28.git f:/verilog_sva_gh_scraper/data/full_repos/747970588
git clone --depth 1 --no-tags https://github.com/CarlosEngler/LabDigi.git f:/verilog_sva_gh_scraper/data/full_repos/745954354
git clone --depth 1 --no-tags https://github.com/leoxxx00/three-in-with-two-out-Verilog-digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/739845591
git clone --depth 1 --no-tags https://github.com/FluffyGazelle/hockey_new.git f:/verilog_sva_gh_scraper/data/full_repos/739795935
git clone --depth 1 --no-tags https://github.com/BEpaul/fpga-cnn.git f:/verilog_sva_gh_scraper/data/full_repos/739687772
git clone --depth 1 --no-tags https://github.com/BhoomiVarshney/Alarm-System.git f:/verilog_sva_gh_scraper/data/full_repos/740300609
git clone --depth 1 --no-tags https://github.com/PABL186/pdp.git f:/verilog_sva_gh_scraper/data/full_repos/740779750
git clone --depth 1 --no-tags https://github.com/vanphuc1208/UART-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740796090
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-A-single-Clock-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/740829427
git clone --depth 1 --no-tags https://github.com/Andresr35/3300VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/742092517
git clone --depth 1 --no-tags https://github.com/Lojain-Abdalrazaq/ENCS4370-Computer-Architecture-Course-Project-Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/741241813
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/caravel_v2.git f:/verilog_sva_gh_scraper/data/full_repos/741697017
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/caravel_walkthrough_v2.git f:/verilog_sva_gh_scraper/data/full_repos/741696873
git clone --depth 1 --no-tags https://github.com/kanishk1605/BCD_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/741566226
git clone --depth 1 --no-tags https://github.com/kai2777/Breakout-clone.git f:/verilog_sva_gh_scraper/data/full_repos/741982875
git clone --depth 1 --no-tags https://github.com/Mohamed-Adel-ELshiemy/floating-point-unit.git f:/verilog_sva_gh_scraper/data/full_repos/742426810
git clone --depth 1 --no-tags https://github.com/BHa2R00/float.git f:/verilog_sva_gh_scraper/data/full_repos/742751508
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/10.git f:/verilog_sva_gh_scraper/data/full_repos/743267306
git clone --depth 1 --no-tags https://github.com/mohzakaria/AES-Encryption-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/743743048
git clone --depth 1 --no-tags https://github.com/duyhieubui/xup_embedded_system_design_flow.git f:/verilog_sva_gh_scraper/data/full_repos/743802481
git clone --depth 1 --no-tags https://github.com/ashrav2912/HeadSoccer.git f:/verilog_sva_gh_scraper/data/full_repos/742210049
git clone --depth 1 --no-tags https://github.com/cp024s/Altera-CookBook-Reference.git f:/verilog_sva_gh_scraper/data/full_repos/740313744
git clone --depth 1 --no-tags https://github.com/hihio112/risc.git f:/verilog_sva_gh_scraper/data/full_repos/742857802
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/Image-Processing-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/743120281
git clone --depth 1 --no-tags https://github.com/HelloFiona6/SUSTech_CS207_Project-Piano-.git f:/verilog_sva_gh_scraper/data/full_repos/741887037
git clone --depth 1 --no-tags https://github.com/long385552/SoC_LabD.git f:/verilog_sva_gh_scraper/data/full_repos/744582385
git clone --depth 1 --no-tags https://github.com/waseemnabi08/4-bit-Carry-Look-Ahead-Adder-CLA-.git f:/verilog_sva_gh_scraper/data/full_repos/744696507
git clone --depth 1 --no-tags https://github.com/yrabbit/bram-infer.git f:/verilog_sva_gh_scraper/data/full_repos/744327232
git clone --depth 1 --no-tags https://github.com/Lewis-panda/Simple-CPU-Simulaor.git f:/verilog_sva_gh_scraper/data/full_repos/744885623
git clone --depth 1 --no-tags https://github.com/tara2556/2023-nycu-computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/744930164
git clone --depth 1 --no-tags https://github.com/gyuho1228/verilog-metacode.git f:/verilog_sva_gh_scraper/data/full_repos/745825867
git clone --depth 1 --no-tags https://github.com/ShengdaChen1212/SOC_Final.git f:/verilog_sva_gh_scraper/data/full_repos/745882410
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/2scomplement_8bit_adder.git f:/verilog_sva_gh_scraper/data/full_repos/746143003
git clone --depth 1 --no-tags https://github.com/im2juyong/UART_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/746159853
git clone --depth 1 --no-tags https://github.com/Ashborn-SM/FFT-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/745982075
git clone --depth 1 --no-tags https://github.com/maazhamidexe/Fastest-Finger-First-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/748171256
git clone --depth 1 --no-tags https://github.com/ntienthanh75/lcd_nios.git f:/verilog_sva_gh_scraper/data/full_repos/748332818
git clone --depth 1 --no-tags https://github.com/Priya-Sivalingam/Priya-Sivalingam-Smart-Traffic-Control-System-using-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/748349169
git clone --depth 1 --no-tags https://github.com/ViktorBalan/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/744659250
git clone --depth 1 --no-tags https://github.com/spacecat-max/FPGA-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/747920061
git clone --depth 1 --no-tags https://github.com/danglevm/Game-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/739885930
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/RV32I_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/745320256
git clone --depth 1 --no-tags https://github.com/JeanSokolov/sysverification.git f:/verilog_sva_gh_scraper/data/full_repos/746786910
git clone --depth 1 --no-tags https://github.com/Griseoh/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/748311973
git clone --depth 1 --no-tags https://github.com/moquan4543/moquanMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/747104151
git clone --depth 1 --no-tags https://github.com/kyun1016/Image_Filter_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/746192935
git clone --depth 1 --no-tags https://github.com/SrimedhaK/RTLcodes.git f:/verilog_sva_gh_scraper/data/full_repos/744993734
git clone --depth 1 --no-tags https://github.com/ayush-mohril/AES_fpga_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/740645692
git clone --depth 1 --no-tags https://github.com/lamby-yang/BUAA_CO_2023.git f:/verilog_sva_gh_scraper/data/full_repos/743332611
git clone --depth 1 --no-tags https://github.com/aryapandit200408/Beginner_Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/744899233
git clone --depth 1 --no-tags https://github.com/Erikovsky/dac82002.git f:/verilog_sva_gh_scraper/data/full_repos/741669863
git clone --depth 1 --no-tags https://github.com/iChenwei/CPU_Y86.git f:/verilog_sva_gh_scraper/data/full_repos/746456065
git clone --depth 1 --no-tags https://github.com/VigneshKarthikV/Mini-Project-in-VLSI-Design-EC383-.git f:/verilog_sva_gh_scraper/data/full_repos/742910808
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab01-ClocksAndTestBenches.git f:/verilog_sva_gh_scraper/data/full_repos/741144726
git clone --depth 1 --no-tags https://github.com/Magio-Xiang/cpu_mips32.git f:/verilog_sva_gh_scraper/data/full_repos/746694978
git clone --depth 1 --no-tags https://github.com/levyashvin/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/747551873
git clone --depth 1 --no-tags https://github.com/xunqianxun/LongArch-liguoqi-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/741857685
git clone --depth 1 --no-tags https://github.com/Sayak8351/VERILOG-PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/739765176
git clone --depth 1 --no-tags https://github.com/hhhh1300/CALab3.git f:/verilog_sva_gh_scraper/data/full_repos/740051086
git clone --depth 1 --no-tags https://github.com/111213026angel/FPGA-Flappy-Bird.git f:/verilog_sva_gh_scraper/data/full_repos/740001899
git clone --depth 1 --no-tags https://github.com/RecepSaid/FPGA_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/741653771
git clone --depth 1 --no-tags https://github.com/IgaZaj/Ledy-linijka-.git f:/verilog_sva_gh_scraper/data/full_repos/740923242
git clone --depth 1 --no-tags https://github.com/magnus-hoangninh/Semicon_2023_IP_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/739827790
git clone --depth 1 --no-tags https://github.com/vk467/fibonacci-lfsr.git f:/verilog_sva_gh_scraper/data/full_repos/741758072
git clone --depth 1 --no-tags https://github.com/andtyldai/Four-Digit-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/742028007
git clone --depth 1 --no-tags https://github.com/zhix1008/1121-project.git f:/verilog_sva_gh_scraper/data/full_repos/742430506
git clone --depth 1 --no-tags https://github.com/Mohamed-Adel-ELshiemy/Tools.git f:/verilog_sva_gh_scraper/data/full_repos/742844410
git clone --depth 1 --no-tags https://github.com/Adnepukan/chisel-softmax.git f:/verilog_sva_gh_scraper/data/full_repos/742801941
git clone --depth 1 --no-tags https://github.com/InfiniteAzure/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/742594639
git clone --depth 1 --no-tags https://github.com/Penguin-N/5-stage-pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/743073278
git clone --depth 1 --no-tags https://github.com/RAJ9852/Mini_project.git f:/verilog_sva_gh_scraper/data/full_repos/743219504
git clone --depth 1 --no-tags https://github.com/Tan-ruicong/asyn_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/743602024
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_LAB-D.git f:/verilog_sva_gh_scraper/data/full_repos/743457656
git clone --depth 1 --no-tags https://github.com/djt9/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/743469241
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Ripple_Carry_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/742732099
git clone --depth 1 --no-tags https://github.com/unknownwyj/FlappyBird-in-DE2-115-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/743593270
git clone --depth 1 --no-tags https://github.com/johnrscott/fpga_projects.git f:/verilog_sva_gh_scraper/data/full_repos/741654499
git clone --depth 1 --no-tags https://github.com/SOrosco1/GNSS_Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/743815674
git clone --depth 1 --no-tags https://github.com/BatuCem/CPU_design.git f:/verilog_sva_gh_scraper/data/full_repos/744027757
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/edgedetection_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/745096618
git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/746169760
git clone --depth 1 --no-tags https://github.com/HannahAlex004/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/746164934
git clone --depth 1 --no-tags https://github.com/VitoXie/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/746183626
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_Final-Project-UART_v1.git f:/verilog_sva_gh_scraper/data/full_repos/746574806
git clone --depth 1 --no-tags https://github.com/Anusha-Aenugu1/HalfAdder.git f:/verilog_sva_gh_scraper/data/full_repos/745833743
git clone --depth 1 --no-tags https://github.com/ffdm/chip.git f:/verilog_sva_gh_scraper/data/full_repos/746451293
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/Sign-Magnitude-adder.git f:/verilog_sva_gh_scraper/data/full_repos/746357411
git clone --depth 1 --no-tags https://github.com/vjkr/Building_RISC-V_CPU_Core.git f:/verilog_sva_gh_scraper/data/full_repos/743858364
git clone --depth 1 --no-tags https://github.com/Attilas98/CaravelTest_24.01.24.git f:/verilog_sva_gh_scraper/data/full_repos/747645577
