# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HW6_AXI_equation.srcs/sources_1/ip/fp_add/sim/fp_add.vhd" \
"../../../../HW6_AXI_equation.srcs/sources_1/ip/fp_reci/sim/fp_reci.vhd" \
"../../../../HW6_AXI_equation.srcs/sources_1/ip/fp_log/sim/fp_log.vhd" \
"../../../../HW6_AXI_equation.srcs/sources_1/ip/fp_root/sim/fp_root.vhd" \

# Do not sort compile order
nosort
