# Basic Sequential Logic Lab in Verilog

The purpose of this exercise is to investigate latches, flip-flops, and registers.
