
Efinix Static Timing Analysis Report
Version: 2025.1.110.2.15
Date: Thu Oct 16 14:53:54 2025

Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name   Period (ns)  Frequency (MHz)    Waveform        Targets
dsi_byteclk_i    23.810         41.999     {0.000 11.905} {dsi_byteclk_i}
dsi_txcclk_i      5.952        168.011     {2.232 5.208}  {dsi_txcclk_i} 
dsi_serclk_i      5.952        168.011     {0.744 3.720}  {dsi_serclk_i} 
tdqss_clk         2.604        384.025     {0.000 1.302}  {tdqss_clk}    
core_clk          5.208        192.012     {0.000 2.604}  {core_clk}     
tac_clk           2.604        384.025     {0.000 1.302}  {tac_clk}      
twd_clk           2.604        384.025     {0.651 1.953}  {twd_clk}      
clk_sys          10.417         95.997     {0.000 5.208}  {clk_sys}      
clk_pixel        13.441         74.399     {0.000 6.720}  {clk_pixel}    
clk_pixel_10x     1.344        744.048     {0.336 1.008}  {clk_pixel_10x}
clk_lvds_1x      20.833         48.001     {0.000 10.416} {clk_lvds_1x}  
clk_lvds_7x       2.976        336.022     {0.744 2.232}  {clk_lvds_7x}  
clk_27m          62.500         16.000     {0.000 31.250} {clk_27m}      

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      1.916        521.921         (R-R)
 core_clk       3.967        252.080         (R-R)
 tac_clk        2.150        465.116         (R-R)
 twd_clk        2.175        459.770         (R-R)
 clk_sys        6.845        146.092         (R-R)
 clk_pixel      5.632        177.557         (R-R)

Geomean max period: 3.333

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604            0.688           (R-R)
   tdqss_clk        core_clk            2.604            2.117           (R-R)
   core_clk         tdqss_clk           2.604            1.532           (R-R)
   core_clk         core_clk            5.208            1.241           (R-R)
   core_clk         tac_clk             2.604            2.248           (R-R)
   core_clk         twd_clk             0.651            0.317           (R-R)
   core_clk         clk_sys             0.001           -0.592           (R-R)
   tac_clk          core_clk            2.604            2.106           (R-R)
   tac_clk          tac_clk             2.604            0.454           (R-R)
   tac_clk          clk_sys             0.001           -0.546           (R-R)
   twd_clk          core_clk            1.953           -0.293           (R-R)
   twd_clk          twd_clk             2.604            0.429           (R-R)
   twd_clk          clk_sys             0.001           -0.454           (R-R)
   clk_sys          core_clk            0.001           -0.590           (R-R)
   clk_sys          tac_clk             0.001           -0.685           (R-R)
   clk_sys          twd_clk             0.001           -0.556           (R-R)
   clk_sys          clk_sys            10.417            3.572           (R-R)
   clk_sys          clk_pixel           0.001           -1.351           (R-R)
   clk_pixel        clk_sys             0.001           -1.214           (R-R)
   clk_pixel        clk_pixel          13.441            7.809           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.097            (R-R)
   tdqss_clk        core_clk            0.000           0.150            (R-R)
   core_clk         tdqss_clk           0.000           0.076            (R-R)
   core_clk         core_clk            0.000           0.030            (R-R)
   core_clk         tac_clk             0.000           0.049            (R-R)
   core_clk         twd_clk            -1.953           2.026            (R-R)
   core_clk         clk_sys             0.000           0.081            (R-R)
   tac_clk          core_clk            0.000           0.159            (R-R)
   tac_clk          tac_clk             0.000           0.035            (R-R)
   tac_clk          clk_sys             0.000           0.110            (R-R)
   twd_clk          core_clk           -0.651           0.982            (R-R)
   twd_clk          twd_clk             0.000           0.071            (R-R)
   twd_clk          clk_sys             0.000           0.131            (R-R)
   clk_sys          core_clk            0.000           0.138            (R-R)
   clk_sys          tac_clk             0.000           0.090            (R-R)
   clk_sys          twd_clk             0.000           0.095            (R-R)
   clk_sys          clk_sys             0.000           0.030            (R-R)
   clk_sys          clk_pixel           0.000           0.118            (R-R)
   clk_pixel        clk_sys             0.000           0.108            (R-R)
   clk_pixel        clk_pixel           0.000           0.091            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk_sys vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                      
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|SR
Launch Clock  : clk_sys (RISE)                                                       
Capture Clock : clk_pixel (RISE)                                                     
Slack         : -1.351 (required time - arrival time)                                
Delay         : 1.030                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.234
--------------------------------------
End-of-path arrival time       : 3.071

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
rstn_sys~FF|Q                                                             ff          0.113             0.113             2107       (91,36) 
rstn_sys                                                                  net         0.517             0.630             2107       (91,36) 
   Routing elements:
      Manhattan distance of X:29, Y:55
LUT__32287|in[1]                                                          lut         0.055             0.685             2107       (120,91)
LUT__32287|out                                                            lut         0.000             0.685                6       (120,91)
u_axi4_ctrl/w_rfifo_rst                                                   net         0.458             1.143                5       (120,91)
   Routing elements:
      Manhattan distance of X:0, Y:6
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|SR     ff          0.091             1.234                6       (120,85)

Capture Clock Path
                                 name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================
clk_pixel                                                                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                                                                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:74
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|CLK    ff           0.000             1.829             211        (120,85)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                      
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                       
Capture Clock : clk_pixel (RISE)                                                                                                                                     
Slack         : -1.351 (required time - arrival time)                                                                                                                
Delay         : 1.030                                                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.234
--------------------------------------
End-of-path arrival time       : 3.071

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                        name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                             ff          0.113             0.113             2107       (91,36) 
rstn_sys                                                                                                                                                  net         0.517             0.630             2107       (91,36) 
   Routing elements:
      Manhattan distance of X:29, Y:55
LUT__32287|in[1]                                                                                                                                          lut         0.055             0.685             2107       (120,91)
LUT__32287|out                                                                                                                                            lut         0.000             0.685                6       (120,91)
u_axi4_ctrl/w_rfifo_rst                                                                                                                                   net         0.458             1.143                5       (120,91)
   Routing elements:
      Manhattan distance of X:0, Y:7
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR     ff          0.091             1.234                6       (120,84)

Capture Clock Path
                                                                         name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================
clk_pixel                                                                                                                                                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                                                                                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                                                                                                                                                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:75
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK    ff           0.000             1.829             211        (120,84)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[1]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.959 (required time - arrival time)
Delay         : 0.638                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.842
--------------------------------------
End-of-path arrival time       : 2.679

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2107       (91,36)
rstn_sys                           net         0.297             0.410             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:10
LUT__32285|in[2]                   lut         0.054             0.464             2107       (85,46)
LUT__32285|out                     lut         0.000             0.464                6       (85,46)
u_axi4_ctrl/n1342                  net         0.287             0.751                6       (85,46)
   Routing elements:
      Manhattan distance of X:0, Y:4
u_axi4_ctrl/rfifo_cnt[1]~FF|SR     ff          0.091             0.842                6       (85,50)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:85, Y:109
u_axi4_ctrl/rfifo_cnt[1]~FF|CLK    ff           0.000             1.829             211        (85,50)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[0]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.959 (required time - arrival time)
Delay         : 0.638                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.842
--------------------------------------
End-of-path arrival time       : 2.679

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2107       (91,36)
rstn_sys                           net         0.297             0.410             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:10
LUT__32285|in[2]                   lut         0.054             0.464             2107       (85,46)
LUT__32285|out                     lut         0.000             0.464                6       (85,46)
u_axi4_ctrl/n1342                  net         0.287             0.751                6       (85,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/rfifo_cnt[0]~FF|SR     ff          0.091             0.842                6       (85,45)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:85, Y:114
u_axi4_ctrl/rfifo_cnt[0]~FF|CLK    ff           0.000             1.829             211        (85,45)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[2]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.959 (required time - arrival time)
Delay         : 0.638                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.842
--------------------------------------
End-of-path arrival time       : 2.679

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2107       (91,36)
rstn_sys                           net         0.297             0.410             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:10
LUT__32285|in[2]                   lut         0.054             0.464             2107       (85,46)
LUT__32285|out                     lut         0.000             0.464                6       (85,46)
u_axi4_ctrl/n1342                  net         0.287             0.751                6       (85,46)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/rfifo_cnt[2]~FF|SR     ff          0.091             0.842                6       (85,51)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:85, Y:108
u_axi4_ctrl/rfifo_cnt[2]~FF|CLK    ff           0.000             1.829             211        (85,51)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[4]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.959 (required time - arrival time)
Delay         : 0.638                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.842
--------------------------------------
End-of-path arrival time       : 2.679

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2107       (91,36)
rstn_sys                           net         0.297             0.410             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:10
LUT__32285|in[2]                   lut         0.054             0.464             2107       (85,46)
LUT__32285|out                     lut         0.000             0.464                6       (85,46)
u_axi4_ctrl/n1342                  net         0.287             0.751                6       (85,46)
   Routing elements:
      Manhattan distance of X:0, Y:3
u_axi4_ctrl/rfifo_cnt[4]~FF|SR     ff          0.091             0.842                6       (85,49)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:85, Y:110
u_axi4_ctrl/rfifo_cnt[4]~FF|CLK    ff           0.000             1.829             211        (85,49)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[3]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.959 (required time - arrival time)
Delay         : 0.638                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.842
--------------------------------------
End-of-path arrival time       : 2.679

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2107       (91,36)
rstn_sys                           net         0.297             0.410             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:10
LUT__32285|in[2]                   lut         0.054             0.464             2107       (85,46)
LUT__32285|out                     lut         0.000             0.464                6       (85,46)
u_axi4_ctrl/n1342                  net         0.287             0.751                6       (85,46)
   Routing elements:
      Manhattan distance of X:0, Y:6
u_axi4_ctrl/rfifo_cnt[3]~FF|SR     ff          0.091             0.842                6       (85,52)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:85, Y:107
u_axi4_ctrl/rfifo_cnt[3]~FF|CLK    ff           0.000             1.829             211        (85,52)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rframe_vsync_dly~FF|SR   
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.887 (required time - arrival time)
Delay         : 0.566                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.770
--------------------------------------
End-of-path arrival time       : 2.607

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
rstn_sys~FF|Q                          ff          0.113             0.113             2107       (91,36)
rstn_sys                               net         0.566             0.679             2107       (91,36)
   Routing elements:
      Manhattan distance of X:18, Y:12
u_axi4_ctrl/rframe_vsync_dly~FF|SR     ff          0.091             0.770             2107       (73,48)

Capture Clock Path
               name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================
clk_pixel                              inpad        0.000             0.000               0        (0,159)
clk_pixel                              inpad        0.110             0.110             211        (0,159)
clk_pixel                              net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:111
u_axi4_ctrl/rframe_vsync_dly~FF|CLK    ff           0.000             1.829             211        (73,48)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_rst~FF|SR          
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.825 (required time - arrival time)
Delay         : 0.504                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.708
--------------------------------------
End-of-path arrival time       : 2.545

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
rstn_sys~FF|Q                   ff          0.113             0.113             2107       (91,36)
rstn_sys                        net         0.504             0.617             2107       (91,36)
   Routing elements:
      Manhattan distance of X:2, Y:30
u_axi4_ctrl/rfifo_rst~FF|SR     ff          0.091             0.708             2107       (89,66)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:89, Y:93
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (89,66)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : -0.431 (required time - arrival time)                                                                            
Delay         : 0.198                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.314
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                    net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:52, Y:83
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.837             3935       (52,79)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|Q                 ff          0.113             0.113              2         (52,79)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]                      net         0.198             0.311              2         (52,79)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|D     ff          0.003             0.314              2         (57,79)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                              net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:80
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.829             211        (57,79)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[4]        
Launch Clock  : tdqss_clk (RISE)                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                     
Slack         : 0.688 (required time - arrival time)                                                                                 
Delay         : 1.665                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.806
--------------------------------------
End-of-path arrival time       : 3.650

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:71, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (181,25)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q ff              0.113             0.113               3        (181,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]      net             0.481             0.594               3        (181,25)
   Routing elements:
      Manhattan distance of X:19, Y:50
LUT__28795|in[3]                                                                                                    lut             0.055             0.649               3        (162,75)
LUT__28795|out                                                                                                      lut             0.000             0.649               2        (162,75)
n12665                                                                                                              net             0.053             0.702               2        (162,75)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28796|in[2]                                                                                                    lut             0.055             0.757               2        (162,74)
LUT__28796|out                                                                                                      lut             0.000             0.757               2        (162,74)
n12666                                                                                                              net             0.053             0.810               2        (162,74)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28799|in[0]                                                                                                    lut             0.055             0.865               2        (162,73)
LUT__28799|out                                                                                                      lut             0.000             0.865              20        (162,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.423             1.288              20        (162,73)
   Routing elements:
      Manhattan distance of X:14, Y:2
LUT__28807|in[0]                                                                                                    lut             0.054             1.342              20        (148,75)
LUT__28807|out                                                                                                      lut             0.000             1.342               4        (148,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[5]                 net             0.436             1.778               4        (148,75)
   Routing elements:
      Manhattan distance of X:23, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[4]       ram_8192x20     0.028             1.806               4        (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:61, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.844             124        (171,62)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[4]        
Launch Clock  : tdqss_clk (RISE)                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                     
Slack         : 0.700 (required time - arrival time)                                                                                 
Delay         : 1.653                                                                                                                

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.794
--------------------------------------
End-of-path arrival time       : 3.638

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:73, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (183,68)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q ff              0.113             0.113               3        (183,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]      net             0.440             0.553               3        (183,68)
   Routing elements:
      Manhattan distance of X:24, Y:5
LUT__28798|in[0]                                                                                                    lut             0.055             0.608               3        (159,73)
LUT__28798|out                                                                                                      lut             0.000             0.608               2        (159,73)
n12668                                                                                                              net             0.190             0.798               2        (159,73)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__28799|in[2]                                                                                                    lut             0.055             0.853               2        (162,73)
LUT__28799|out                                                                                                      lut             0.000             0.853              20        (162,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.423             1.276              20        (162,73)
   Routing elements:
      Manhattan distance of X:14, Y:2
LUT__28807|in[0]                                                                                                    lut             0.054             1.330              20        (148,75)
LUT__28807|out                                                                                                      lut             0.000             1.330               4        (148,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[5]                 net             0.436             1.766               4        (148,75)
   Routing elements:
      Manhattan distance of X:23, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[4]       ram_8192x20     0.028             1.794               4        (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:61, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.844             124        (171,62)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[1]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.732 (required time - arrival time)                                                                    
Delay         : 0.571                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.762
--------------------------------------
End-of-path arrival time       : 3.606

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[6] ram_8192x20     1.188             1.188              2         (147,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[5]               net             0.517             1.705              2         (147,62)
   Routing elements:
      Manhattan distance of X:19, Y:4
LUT__28858|in[1]                                                                                             lut             0.054             1.759              2         (166,66)
LUT__28858|out                                                                                               lut             0.000             1.759              2         (166,66)
addr[1]~FF|D                                                                                                 ff              0.003             1.762              2         (166,66)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:66
addr[1]~FF|CLK    ff           0.000             1.844             124        (166,66)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[3]         
Launch Clock  : tdqss_clk (RISE)                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                     
Slack         : 0.743 (required time - arrival time)                                                                                 
Delay         : 1.610                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.751
--------------------------------------
End-of-path arrival time       : 3.595

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:71, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (181,25)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q ff              0.113             0.113               3        (181,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]      net             0.481             0.594               3        (181,25)
   Routing elements:
      Manhattan distance of X:19, Y:50
LUT__28795|in[3]                                                                                                    lut             0.055             0.649               3        (162,75)
LUT__28795|out                                                                                                      lut             0.000             0.649               2        (162,75)
n12665                                                                                                              net             0.053             0.702               2        (162,75)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28796|in[2]                                                                                                    lut             0.055             0.757               2        (162,74)
LUT__28796|out                                                                                                      lut             0.000             0.757               2        (162,74)
n12666                                                                                                              net             0.053             0.810               2        (162,74)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28799|in[0]                                                                                                    lut             0.055             0.865               2        (162,73)
LUT__28799|out                                                                                                      lut             0.000             0.865              20        (162,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.318             1.183              20        (162,73)
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__28806|in[0]                                                                                                    lut             0.055             1.238              20        (168,74)
LUT__28806|out                                                                                                      lut             0.000             1.238               4        (168,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[4]                 net             0.485             1.723               4        (168,74)
   Routing elements:
      Manhattan distance of X:21, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[3]        ram_8192x20     0.028             1.751               4        (147,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[3]         
Launch Clock  : tdqss_clk (RISE)                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                     
Slack         : 0.755 (required time - arrival time)                                                                                 
Delay         : 1.598                                                                                                                

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.739
--------------------------------------
End-of-path arrival time       : 3.583

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:73, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (183,68)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q ff              0.113             0.113               3        (183,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]      net             0.440             0.553               3        (183,68)
   Routing elements:
      Manhattan distance of X:24, Y:5
LUT__28798|in[0]                                                                                                    lut             0.055             0.608               3        (159,73)
LUT__28798|out                                                                                                      lut             0.000             0.608               2        (159,73)
n12668                                                                                                              net             0.190             0.798               2        (159,73)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__28799|in[2]                                                                                                    lut             0.055             0.853               2        (162,73)
LUT__28799|out                                                                                                      lut             0.000             0.853              20        (162,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.318             1.171              20        (162,73)
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__28806|in[0]                                                                                                    lut             0.055             1.226              20        (168,74)
LUT__28806|out                                                                                                      lut             0.000             1.226               4        (168,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[4]                 net             0.485             1.711               4        (168,74)
   Routing elements:
      Manhattan distance of X:21, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[3]        ram_8192x20     0.028             1.739               4        (147,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[4]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.758 (required time - arrival time)                                                                    
Delay         : 0.545                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.736
--------------------------------------
End-of-path arrival time       : 3.580

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[10] ram_8192x20     1.188             1.188              2         (147,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[8]                net             0.491             1.679              2         (147,62)
   Routing elements:
      Manhattan distance of X:17, Y:2
LUT__28861|in[1]                                                                                              lut             0.054             1.733              2         (164,60)
LUT__28861|out                                                                                                lut             0.000             1.733              2         (164,60)
addr[4]~FF|D                                                                                                  ff              0.003             1.736              2         (164,60)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:54, Y:60
addr[4]~FF|CLK    ff           0.000             1.844             124        (164,60)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[4]~FF|D                                                                                             
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.759 (required time - arrival time)                                                                     
Delay         : 0.544                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.735
--------------------------------------
End-of-path arrival time       : 3.579

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (156,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[2] ram_8192x20     1.188             1.188              2         (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[34]               net             0.490             1.678              2         (156,62)
   Routing elements:
      Manhattan distance of X:8, Y:2
LUT__28861|in[0]                                                                                              lut             0.054             1.732              2         (164,60)
LUT__28861|out                                                                                                lut             0.000             1.732              2         (164,60)
addr[4]~FF|D                                                                                                  ff              0.003             1.735              2         (164,60)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:54, Y:60
addr[4]~FF|CLK    ff           0.000             1.844             124        (164,60)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[9]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.775 (required time - arrival time)                                                                    
Delay         : 0.528                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.719
--------------------------------------
End-of-path arrival time       : 3.563

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[16] ram_8192x20     1.188             1.188              2         (147,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[13]               net             0.474             1.662              2         (147,62)
   Routing elements:
      Manhattan distance of X:19, Y:14
LUT__28866|in[1]                                                                                              lut             0.054             1.716              2         (166,76)
LUT__28866|out                                                                                                lut             0.000             1.716              2         (166,76)
addr[9]~FF|D                                                                                                  ff              0.003             1.719              2         (166,76)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:76
addr[9]~FF|CLK    ff           0.000             1.844             124        (166,76)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : odt~FF|D                                                                                                
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.792 (required time - arrival time)                                                                    
Delay         : 0.511                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.702
--------------------------------------
End-of-path arrival time       : 3.546

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[0] ram_8192x20     1.188             1.188              2         (147,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[0]               net             0.457             1.645              2         (147,62)
   Routing elements:
      Manhattan distance of X:17, Y:2
LUT__28391|in[1]                                                                                             lut             0.054             1.699              2         (164,64)
LUT__28391|out                                                                                               lut             0.000             1.699              2         (164,64)
odt~FF|D                                                                                                     ff              0.003             1.702              2         (164,64)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:54, Y:64
 odt~FF|CLK     ff           0.000             1.844             124        (164,64)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : ba[0]~FF|D                                                                                              
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.794 (required time - arrival time)                                                                    
Delay         : 0.509                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.700
--------------------------------------
End-of-path arrival time       : 3.544

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,62)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[1] ram_8192x20     1.188             1.188              2         (147,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[1]               net             0.455             1.643              2         (147,62)
   Routing elements:
      Manhattan distance of X:8, Y:1
LUT__28390|in[1]                                                                                             lut             0.054             1.697              2         (155,61)
LUT__28390|out                                                                                               lut             0.000             1.697              2         (155,61)
ba[0]~FF|D                                                                                                   ff              0.003             1.700              2         (155,61)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:45, Y:61
ba[0]~FF|CLK    ff           0.000             1.844             124        (155,61)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.117 (required time - arrival time)                                                                                               
Delay         : 0.204                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.320
--------------------------------------
End-of-path arrival time       : 2.164

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:35, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             124        (145,80)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                     ff          0.113             0.113              3         (145,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]                          net         0.204             0.317              3         (145,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.320              3         (150,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:69, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (150,80) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.135 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.146

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:45, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.844             124        (155,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (155,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]                          net         0.186             0.299              3         (155,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.302              3         (160,69)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (160,69) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.135 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.146

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:73, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (183,68)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                     ff          0.113             0.113              3         (183,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]                          net         0.186             0.299              3         (183,68)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.302              3         (188,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:31, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (188,68) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.144 (required time - arrival time)                                                                                               
Delay         : 0.177                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.137

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                            net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:39, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.844             124        (149,78)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              4         (149,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]                              net         0.177             0.290              4         (149,78)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.293              4         (154,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (154,78) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.150 (required time - arrival time)                                                                                               
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.131

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:62, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.844             124        (172,70)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3         (172,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]                          net         0.171             0.284              3         (172,70)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.287              3         (172,65)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:47, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (172,65) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.151 (required time - arrival time)                                                                                               
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.844             124        (151,75)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3         (151,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]                          net         0.170             0.283              3         (151,75)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.286              3         (151,70)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (151,70) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.151 (required time - arrival time)                                                                                               
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:71, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (181,25)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                     ff          0.113             0.113              3         (181,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]                          net         0.170             0.283              3         (181,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.286              3         (181,20)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:38, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (181,20) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.532 (required time - arrival time)                                                                                                                       
Delay         : 0.688                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.892
--------------------------------------
End-of-path arrival time       : 2.806

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             743       (94,36)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.688             0.801             730        (94,36) 
   Routing elements:
      Manhattan distance of X:64, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.892             730        (158,59)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.844             124        (158,59)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.532 (required time - arrival time)                                                                                                                       
Delay         : 0.688                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.892
--------------------------------------
End-of-path arrival time       : 2.806

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             743       (94,36)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.688             0.801             730        (94,36) 
   Routing elements:
      Manhattan distance of X:64, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.892             730        (158,56)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.844             124        (158,56)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 1.532 (required time - arrival time)                                                                   
Delay         : 0.688                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.892
--------------------------------------
End-of-path arrival time       : 2.806

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             743       (94,36)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.113             0.113             730        (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         0.688             0.801             730        (94,36) 
   Routing elements:
      Manhattan distance of X:64, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             0.892             730        (158,63)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                   net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.844             124        (158,63)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.532 (required time - arrival time)                                                                                                                       
Delay         : 0.688                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.892
--------------------------------------
End-of-path arrival time       : 2.806

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             743       (94,36)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.688             0.801             730        (94,36) 
   Routing elements:
      Manhattan distance of X:64, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.892             730        (158,57)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.844             124        (158,57)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.231 (required time - arrival time)                                                                                               
Delay         : 0.204                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.320
--------------------------------------
End-of-path arrival time       : 2.107

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (154,74) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                   ff          0.113             0.113              3         (154,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]                        net         0.204             0.317              3         (154,74)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.320              3         (159,74)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.844             124        (159,74)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.249 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (164,79) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (164,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]                        net         0.186             0.299              3         (164,79)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.302              3         (169,79)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.844             124        (169,79)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 2.251 (required time - arrival time)                                                                                         
Delay         : 0.184                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.087

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:126, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.787             743       (93,79)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q              ff          0.113             0.113              2         (93,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p                   net         0.184             0.297              2         (93,79)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D     ff          0.003             0.300              2         (98,79)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0)
tdqss_clk                                                                                                                          inpad        0.110             0.110             124        (110,0)
tdqss_clk                                                                                                                          net          1.734             1.844             124        (110,0)
   Routing elements:
      Manhattan distance of X:12, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.844             124        (98,79)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.251 (required time - arrival time)                                                                                               
Delay         : 0.184                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.087

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                               net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.787             743       (164,66) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              4         (164,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]                            net         0.184             0.297              4         (164,66)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.300              4         (169,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.844             124        (169,66)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.257 (required time - arrival time)                                                                                               
Delay         : 0.178                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.294
--------------------------------------
End-of-path arrival time       : 2.081

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:70, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (149,71) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3         (149,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]                        net         0.178             0.291              3         (149,71)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.294              3         (154,71)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:44, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.844             124        (154,71)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.257 (required time - arrival time)                                                                                               
Delay         : 0.178                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.294
--------------------------------------
End-of-path arrival time       : 2.081

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (158,80) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (158,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]                        net         0.178             0.291              3         (158,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.294              3         (163,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:53, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.844             124        (163,80)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.241 (required time - arrival time)                                                                                
Delay         : 3.079                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.270
--------------------------------------
End-of-path arrival time       : 6.057

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:117, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (102,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              58       (102,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.785             1.973              58       (102,102)
   Routing elements:
      Manhattan distance of X:22, Y:6
LUT__29312|in[3]                                                                                                     lut             0.054             2.027              58       (124,96) 
LUT__29312|out                                                                                                       lut             0.000             2.027               2       (124,96) 
n12890                                                                                                               net             0.271             2.298               2       (124,96) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__29315|in[0]                                                                                                     lut             0.055             2.353               2       (120,96) 
LUT__29315|out                                                                                                       lut             0.000             2.353               2       (120,96) 
n12893                                                                                                               net             0.400             2.753               2       (120,96) 
   Routing elements:
      Manhattan distance of X:6, Y:4
LUT__29321|in[0]                                                                                                     lut             0.055             2.808               2       (114,92) 
LUT__29321|out                                                                                                       lut             0.000             2.808               2       (114,92) 
n12899                                                                                                               net             0.232             3.040               2       (114,92) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__29344|in[1]                                                                                                     lut             0.055             3.095               2       (114,87) 
LUT__29344|out                                                                                                       lut             0.000             3.095               2       (114,87) 
n12922                                                                                                               net             0.178             3.273               2       (114,87) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__29390|in[0]                                                                                                     lut             0.054             3.327               2       (115,83) 
LUT__29390|out                                                                                                       lut             0.000             3.327               5       (115,83) 
n12968                                                                                                               net             0.433             3.760               5       (115,83) 
   Routing elements:
      Manhattan distance of X:10, Y:8
LUT__29524|in[0]                                                                                                     lut             0.055             3.815               5       (105,75) 
LUT__29524|out                                                                                                       lut             0.000             3.815               2       (105,75) 
n13044                                                                                                               net             0.090             3.905               2       (105,75) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29526|in[0]                                                                                                     lut             0.055             3.960               2       (105,76) 
LUT__29526|out                                                                                                       lut             0.000             3.960               2       (105,76) 
n13046                                                                                                               net             0.253             4.213               2       (105,76) 
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__29528|in[0]                                                                                                     lut             0.054             4.267               2       (104,77) 
LUT__29528|out                                                                                                       lut             0.000             4.267               2       (104,77) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             4.270               2       (104,77) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             2.200             743       (104,77) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.291 (required time - arrival time)                                                                                
Delay         : 3.029                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.220
--------------------------------------
End-of-path arrival time       : 6.007

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:117, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (102,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              58       (102,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.785             1.973              58       (102,102)
   Routing elements:
      Manhattan distance of X:22, Y:6
LUT__29312|in[3]                                                                                                     lut             0.054             2.027              58       (124,96) 
LUT__29312|out                                                                                                       lut             0.000             2.027               2       (124,96) 
n12890                                                                                                               net             0.271             2.298               2       (124,96) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__29315|in[0]                                                                                                     lut             0.055             2.353               2       (120,96) 
LUT__29315|out                                                                                                       lut             0.000             2.353               2       (120,96) 
n12893                                                                                                               net             0.400             2.753               2       (120,96) 
   Routing elements:
      Manhattan distance of X:6, Y:4
LUT__29321|in[0]                                                                                                     lut             0.055             2.808               2       (114,92) 
LUT__29321|out                                                                                                       lut             0.000             2.808               2       (114,92) 
n12899                                                                                                               net             0.232             3.040               2       (114,92) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__29344|in[1]                                                                                                     lut             0.055             3.095               2       (114,87) 
LUT__29344|out                                                                                                       lut             0.000             3.095               2       (114,87) 
n12922                                                                                                               net             0.178             3.273               2       (114,87) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__29390|in[0]                                                                                                     lut             0.054             3.327               2       (115,83) 
LUT__29390|out                                                                                                       lut             0.000             3.327               5       (115,83) 
n12968                                                                                                               net             0.472             3.799               5       (115,83) 
   Routing elements:
      Manhattan distance of X:6, Y:16
LUT__29567|in[0]                                                                                                     lut             0.054             3.853               5       (109,67) 
LUT__29567|out                                                                                                       lut             0.000             3.853               2       (109,67) 
n13081                                                                                                               net             0.203             4.056               2       (109,67) 
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__29571|in[1]                                                                                                     lut             0.054             4.110               2       (115,66) 
LUT__29571|out                                                                                                       lut             0.000             4.110               2       (115,66) 
n13085                                                                                                               net             0.053             4.163               2       (115,66) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29573|in[0]                                                                                                     lut             0.054             4.217               2       (115,65) 
LUT__29573|out                                                                                                       lut             0.000             4.217               2       (115,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.220               2       (115,65) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             2.200             743       (115,65) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.312 (required time - arrival time)                                                                                
Delay         : 3.008                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.199
--------------------------------------
End-of-path arrival time       : 5.986

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:117, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (102,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              73       (102,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.717             1.905              73       (102,102)
   Routing elements:
      Manhattan distance of X:28, Y:12
LUT__29329|in[2]                                                                                                     lut             0.054             1.959              73       (130,90) 
LUT__29329|out                                                                                                       lut             0.000             1.959               2       (130,90) 
n12907                                                                                                               net             0.085             2.044               2       (130,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29330|in[3]                                                                                                     lut             0.054             2.098               2       (130,89) 
LUT__29330|out                                                                                                       lut             0.000             2.098               2       (130,89) 
n12908                                                                                                               net             0.332             2.430               2       (130,89) 
   Routing elements:
      Manhattan distance of X:6, Y:2
LUT__29331|in[2]                                                                                                     lut             0.054             2.484               2       (124,87) 
LUT__29331|out                                                                                                       lut             0.000             2.484               2       (124,87) 
n12909                                                                                                               net             0.245             2.729               2       (124,87) 
   Routing elements:
      Manhattan distance of X:11, Y:0
LUT__29332|in[1]                                                                                                     lut             0.054             2.783               2       (113,87) 
LUT__29332|out                                                                                                       lut             0.000             2.783               2       (113,87) 
n12910                                                                                                               net             0.186             2.969               2       (113,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__29344|in[2]                                                                                                     lut             0.055             3.024               2       (114,87) 
LUT__29344|out                                                                                                       lut             0.000             3.024               2       (114,87) 
n12922                                                                                                               net             0.178             3.202               2       (114,87) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__29390|in[0]                                                                                                     lut             0.054             3.256               2       (115,83) 
LUT__29390|out                                                                                                       lut             0.000             3.256               5       (115,83) 
n12968                                                                                                               net             0.433             3.689               5       (115,83) 
   Routing elements:
      Manhattan distance of X:10, Y:8
LUT__29524|in[0]                                                                                                     lut             0.055             3.744               5       (105,75) 
LUT__29524|out                                                                                                       lut             0.000             3.744               2       (105,75) 
n13044                                                                                                               net             0.090             3.834               2       (105,75) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29526|in[0]                                                                                                     lut             0.055             3.889               2       (105,76) 
LUT__29526|out                                                                                                       lut             0.000             3.889               2       (105,76) 
n13046                                                                                                               net             0.253             4.142               2       (105,76) 
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__29528|in[0]                                                                                                     lut             0.054             4.196               2       (104,77) 
LUT__29528|out                                                                                                       lut             0.000             4.196               2       (104,77) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             4.199               2       (104,77) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             2.200             743       (104,77) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.342 (required time - arrival time)                                                                                
Delay         : 2.978                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.169
--------------------------------------
End-of-path arrival time       : 5.956

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              78       (117,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.473             1.661              78       (117,102)
   Routing elements:
      Manhattan distance of X:11, Y:7
LUT__29243|in[2]                                                                                                     lut             0.054             1.715              78       (128,95) 
LUT__29243|out                                                                                                       lut             0.000             1.715               2       (128,95) 
n12821                                                                                                               net             0.053             1.768               2       (128,95) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29244|in[3]                                                                                                     lut             0.054             1.822               2       (128,94) 
LUT__29244|out                                                                                                       lut             0.000             1.822               2       (128,94) 
n12822                                                                                                               net             0.278             2.100               2       (128,94) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29245|in[2]                                                                                                     lut             0.054             2.154               2       (127,96) 
LUT__29245|out                                                                                                       lut             0.000             2.154               2       (127,96) 
n12823                                                                                                               net             0.202             2.356               2       (127,96) 
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__29246|in[1]                                                                                                     lut             0.054             2.410               2       (119,96) 
LUT__29246|out                                                                                                       lut             0.000             2.410               2       (119,96) 
n12824                                                                                                               net             0.381             2.791               2       (119,96) 
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__29247|in[3]                                                                                                     lut             0.054             2.845               2       (115,90) 
LUT__29247|out                                                                                                       lut             0.000             2.845               2       (115,90) 
n12825                                                                                                               net             0.053             2.898               2       (115,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29293|in[0]                                                                                                     lut             0.054             2.952               2       (115,89) 
LUT__29293|out                                                                                                       lut             0.000             2.952               5       (115,89) 
n12871                                                                                                               net             0.582             3.534               5       (115,89) 
   Routing elements:
      Manhattan distance of X:6, Y:21
LUT__29548|in[0]                                                                                                     lut             0.054             3.588               5       (109,68) 
LUT__29548|out                                                                                                       lut             0.000             3.588               4       (109,68) 
n13065                                                                                                               net             0.221             3.809               4       (109,68) 
   Routing elements:
      Manhattan distance of X:5, Y:7
LUT__29555|in[0]                                                                                                     lut             0.055             3.864               4       (114,75) 
LUT__29555|out                                                                                                       lut             0.000             3.864               2       (114,75) 
n13071                                                                                                               net             0.141             4.005               2       (114,75) 
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__29560|in[0]                                                                                                     lut             0.054             4.059               2       (115,80) 
LUT__29560|out                                                                                                       lut             0.000             4.059               2       (115,80) 
n13076                                                                                                               net             0.053             4.112               2       (115,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29562|in[0]                                                                                                     lut             0.054             4.166               2       (115,79) 
LUT__29562|out                                                                                                       lut             0.000             4.166               2       (115,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.169               2       (115,79) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             2.200             743       (115,79) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.347 (required time - arrival time)                                                                                
Delay         : 2.973                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.164
--------------------------------------
End-of-path arrival time       : 5.951

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              59       (117,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.468             1.656              59       (117,102)
   Routing elements:
      Manhattan distance of X:11, Y:7
LUT__29243|in[3]                                                                                                     lut             0.054             1.710              59       (128,95) 
LUT__29243|out                                                                                                       lut             0.000             1.710               2       (128,95) 
n12821                                                                                                               net             0.053             1.763               2       (128,95) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29244|in[3]                                                                                                     lut             0.054             1.817               2       (128,94) 
LUT__29244|out                                                                                                       lut             0.000             1.817               2       (128,94) 
n12822                                                                                                               net             0.278             2.095               2       (128,94) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29245|in[2]                                                                                                     lut             0.054             2.149               2       (127,96) 
LUT__29245|out                                                                                                       lut             0.000             2.149               2       (127,96) 
n12823                                                                                                               net             0.202             2.351               2       (127,96) 
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__29246|in[1]                                                                                                     lut             0.054             2.405               2       (119,96) 
LUT__29246|out                                                                                                       lut             0.000             2.405               2       (119,96) 
n12824                                                                                                               net             0.381             2.786               2       (119,96) 
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__29247|in[3]                                                                                                     lut             0.054             2.840               2       (115,90) 
LUT__29247|out                                                                                                       lut             0.000             2.840               2       (115,90) 
n12825                                                                                                               net             0.053             2.893               2       (115,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29293|in[0]                                                                                                     lut             0.054             2.947               2       (115,89) 
LUT__29293|out                                                                                                       lut             0.000             2.947               5       (115,89) 
n12871                                                                                                               net             0.582             3.529               5       (115,89) 
   Routing elements:
      Manhattan distance of X:6, Y:21
LUT__29548|in[0]                                                                                                     lut             0.054             3.583               5       (109,68) 
LUT__29548|out                                                                                                       lut             0.000             3.583               4       (109,68) 
n13065                                                                                                               net             0.221             3.804               4       (109,68) 
   Routing elements:
      Manhattan distance of X:5, Y:7
LUT__29555|in[0]                                                                                                     lut             0.055             3.859               4       (114,75) 
LUT__29555|out                                                                                                       lut             0.000             3.859               2       (114,75) 
n13071                                                                                                               net             0.141             4.000               2       (114,75) 
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__29560|in[0]                                                                                                     lut             0.054             4.054               2       (115,80) 
LUT__29560|out                                                                                                       lut             0.000             4.054               2       (115,80) 
n13076                                                                                                               net             0.053             4.107               2       (115,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29562|in[0]                                                                                                     lut             0.054             4.161               2       (115,79) 
LUT__29562|out                                                                                                       lut             0.000             4.161               2       (115,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.164               2       (115,79) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             2.200             743       (115,79) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.356 (required time - arrival time)                                                                                
Delay         : 2.887                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.078
--------------------------------------
End-of-path arrival time       : 5.865

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.221

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              78       (117,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.473             1.661              78       (117,102)
   Routing elements:
      Manhattan distance of X:11, Y:7
LUT__29243|in[2]                                                                                                     lut             0.054             1.715              78       (128,95) 
LUT__29243|out                                                                                                       lut             0.000             1.715               2       (128,95) 
n12821                                                                                                               net             0.053             1.768               2       (128,95) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29244|in[3]                                                                                                     lut             0.054             1.822               2       (128,94) 
LUT__29244|out                                                                                                       lut             0.000             1.822               2       (128,94) 
n12822                                                                                                               net             0.278             2.100               2       (128,94) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29245|in[2]                                                                                                     lut             0.054             2.154               2       (127,96) 
LUT__29245|out                                                                                                       lut             0.000             2.154               2       (127,96) 
n12823                                                                                                               net             0.202             2.356               2       (127,96) 
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__29246|in[1]                                                                                                     lut             0.054             2.410               2       (119,96) 
LUT__29246|out                                                                                                       lut             0.000             2.410               2       (119,96) 
n12824                                                                                                               net             0.381             2.791               2       (119,96) 
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__29247|in[3]                                                                                                     lut             0.054             2.845               2       (115,90) 
LUT__29247|out                                                                                                       lut             0.000             2.845               2       (115,90) 
n12825                                                                                                               net             0.053             2.898               2       (115,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29293|in[0]                                                                                                     lut             0.054             2.952               2       (115,89) 
LUT__29293|out                                                                                                       lut             0.000             2.952               5       (115,89) 
n12871                                                                                                               net             0.582             3.534               5       (115,89) 
   Routing elements:
      Manhattan distance of X:6, Y:21
LUT__29548|in[0]                                                                                                     lut             0.054             3.588               5       (109,68) 
LUT__29548|out                                                                                                       lut             0.000             3.588               4       (109,68) 
n13065                                                                                                               net             0.138             3.726               4       (109,68) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__29549|in[0]                                                                                                     lut             0.054             3.780               4       (109,73) 
LUT__29549|out                                                                                                       lut             0.000             3.780               2       (109,73) 
n13066                                                                                                               net             0.134             3.914               2       (109,73) 
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29553|in[1]                                                                                                     lut             0.054             3.968               2       (106,73) 
LUT__29553|out                                                                                                       lut             0.000             3.968               2       (106,73) 
n13070                                                                                                               net             0.053             4.021               2       (106,73) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29554|in[0]                                                                                                     lut             0.054             4.075               2       (106,72) 
LUT__29554|out                                                                                                       lut             0.000             4.075               2       (106,72) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|D ff              0.003             4.078               2       (106,72) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|CLK    ff           0.000             2.123             743       (106,72) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.361 (required time - arrival time)                                                                                
Delay         : 2.882                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.073
--------------------------------------
End-of-path arrival time       : 5.860

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.221

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              59       (117,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.468             1.656              59       (117,102)
   Routing elements:
      Manhattan distance of X:11, Y:7
LUT__29243|in[3]                                                                                                     lut             0.054             1.710              59       (128,95) 
LUT__29243|out                                                                                                       lut             0.000             1.710               2       (128,95) 
n12821                                                                                                               net             0.053             1.763               2       (128,95) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29244|in[3]                                                                                                     lut             0.054             1.817               2       (128,94) 
LUT__29244|out                                                                                                       lut             0.000             1.817               2       (128,94) 
n12822                                                                                                               net             0.278             2.095               2       (128,94) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29245|in[2]                                                                                                     lut             0.054             2.149               2       (127,96) 
LUT__29245|out                                                                                                       lut             0.000             2.149               2       (127,96) 
n12823                                                                                                               net             0.202             2.351               2       (127,96) 
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__29246|in[1]                                                                                                     lut             0.054             2.405               2       (119,96) 
LUT__29246|out                                                                                                       lut             0.000             2.405               2       (119,96) 
n12824                                                                                                               net             0.381             2.786               2       (119,96) 
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__29247|in[3]                                                                                                     lut             0.054             2.840               2       (115,90) 
LUT__29247|out                                                                                                       lut             0.000             2.840               2       (115,90) 
n12825                                                                                                               net             0.053             2.893               2       (115,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29293|in[0]                                                                                                     lut             0.054             2.947               2       (115,89) 
LUT__29293|out                                                                                                       lut             0.000             2.947               5       (115,89) 
n12871                                                                                                               net             0.582             3.529               5       (115,89) 
   Routing elements:
      Manhattan distance of X:6, Y:21
LUT__29548|in[0]                                                                                                     lut             0.054             3.583               5       (109,68) 
LUT__29548|out                                                                                                       lut             0.000             3.583               4       (109,68) 
n13065                                                                                                               net             0.138             3.721               4       (109,68) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__29549|in[0]                                                                                                     lut             0.054             3.775               4       (109,73) 
LUT__29549|out                                                                                                       lut             0.000             3.775               2       (109,73) 
n13066                                                                                                               net             0.134             3.909               2       (109,73) 
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29553|in[1]                                                                                                     lut             0.054             3.963               2       (106,73) 
LUT__29553|out                                                                                                       lut             0.000             3.963               2       (106,73) 
n13070                                                                                                               net             0.053             4.016               2       (106,73) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29554|in[0]                                                                                                     lut             0.054             4.070               2       (106,72) 
LUT__29554|out                                                                                                       lut             0.000             4.070               2       (106,72) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|D ff              0.003             4.073               2       (106,72) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|CLK    ff           0.000             2.123             743       (106,72) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.361 (required time - arrival time)                                                                                
Delay         : 2.882                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.073
--------------------------------------
End-of-path arrival time       : 5.860

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.221

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:117, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (102,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              58       (102,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.785             1.973              58       (102,102)
   Routing elements:
      Manhattan distance of X:22, Y:6
LUT__29312|in[3]                                                                                                     lut             0.054             2.027              58       (124,96) 
LUT__29312|out                                                                                                       lut             0.000             2.027               2       (124,96) 
n12890                                                                                                               net             0.271             2.298               2       (124,96) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__29315|in[0]                                                                                                     lut             0.055             2.353               2       (120,96) 
LUT__29315|out                                                                                                       lut             0.000             2.353               2       (120,96) 
n12893                                                                                                               net             0.400             2.753               2       (120,96) 
   Routing elements:
      Manhattan distance of X:6, Y:4
LUT__29321|in[0]                                                                                                     lut             0.055             2.808               2       (114,92) 
LUT__29321|out                                                                                                       lut             0.000             2.808               2       (114,92) 
n12899                                                                                                               net             0.232             3.040               2       (114,92) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__29344|in[1]                                                                                                     lut             0.055             3.095               2       (114,87) 
LUT__29344|out                                                                                                       lut             0.000             3.095               2       (114,87) 
n12922                                                                                                               net             0.178             3.273               2       (114,87) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__29390|in[0]                                                                                                     lut             0.054             3.327               2       (115,83) 
LUT__29390|out                                                                                                       lut             0.000             3.327               5       (115,83) 
n12968                                                                                                               net             0.368             3.695               5       (115,83) 
   Routing elements:
      Manhattan distance of X:9, Y:3
LUT__29401|in[0]                                                                                                     lut             0.054             3.749               5       (106,80) 
LUT__29401|out                                                                                                       lut             0.000             3.749               3       (106,80) 
n12979                                                                                                               net             0.053             3.802               3       (106,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29405|in[0]                                                                                                     lut             0.054             3.856               3       (106,79) 
LUT__29405|out                                                                                                       lut             0.000             3.856               2       (106,79) 
n12983                                                                                                               net             0.053             3.909               2       (106,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29406|in[1]                                                                                                     lut             0.054             3.963               2       (106,78) 
LUT__29406|out                                                                                                       lut             0.000             3.963               2       (106,78) 
n12984                                                                                                               net             0.053             4.016               2       (106,78) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29426|in[1]                                                                                                     lut             0.054             4.070               2       (106,77) 
LUT__29426|out                                                                                                       lut             0.000             4.070               2       (106,77) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D ff              0.003             4.073               2       (106,77) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             2.123             743       (106,77) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.362 (required time - arrival time)                                                                                
Delay         : 2.958                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.149
--------------------------------------
End-of-path arrival time       : 5.936

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:117, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (102,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              73       (102,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.717             1.905              73       (102,102)
   Routing elements:
      Manhattan distance of X:28, Y:12
LUT__29329|in[2]                                                                                                     lut             0.054             1.959              73       (130,90) 
LUT__29329|out                                                                                                       lut             0.000             1.959               2       (130,90) 
n12907                                                                                                               net             0.085             2.044               2       (130,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29330|in[3]                                                                                                     lut             0.054             2.098               2       (130,89) 
LUT__29330|out                                                                                                       lut             0.000             2.098               2       (130,89) 
n12908                                                                                                               net             0.332             2.430               2       (130,89) 
   Routing elements:
      Manhattan distance of X:6, Y:2
LUT__29331|in[2]                                                                                                     lut             0.054             2.484               2       (124,87) 
LUT__29331|out                                                                                                       lut             0.000             2.484               2       (124,87) 
n12909                                                                                                               net             0.245             2.729               2       (124,87) 
   Routing elements:
      Manhattan distance of X:11, Y:0
LUT__29332|in[1]                                                                                                     lut             0.054             2.783               2       (113,87) 
LUT__29332|out                                                                                                       lut             0.000             2.783               2       (113,87) 
n12910                                                                                                               net             0.186             2.969               2       (113,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__29344|in[2]                                                                                                     lut             0.055             3.024               2       (114,87) 
LUT__29344|out                                                                                                       lut             0.000             3.024               2       (114,87) 
n12922                                                                                                               net             0.178             3.202               2       (114,87) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__29390|in[0]                                                                                                     lut             0.054             3.256               2       (115,83) 
LUT__29390|out                                                                                                       lut             0.000             3.256               5       (115,83) 
n12968                                                                                                               net             0.472             3.728               5       (115,83) 
   Routing elements:
      Manhattan distance of X:6, Y:16
LUT__29567|in[0]                                                                                                     lut             0.054             3.782               5       (109,67) 
LUT__29567|out                                                                                                       lut             0.000             3.782               2       (109,67) 
n13081                                                                                                               net             0.203             3.985               2       (109,67) 
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__29571|in[1]                                                                                                     lut             0.054             4.039               2       (115,66) 
LUT__29571|out                                                                                                       lut             0.000             4.039               2       (115,66) 
n13085                                                                                                               net             0.053             4.092               2       (115,66) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29573|in[0]                                                                                                     lut             0.054             4.146               2       (115,65) 
LUT__29573|out                                                                                                       lut             0.000             4.146               2       (115,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.149               2       (115,65) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             2.200             743       (115,65) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.372 (required time - arrival time)                                                                                
Delay         : 2.948                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.139
--------------------------------------
End-of-path arrival time       : 5.926

Constraint                     : 5.208
+ Capture Clock Path Delay     : 2.200
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.298

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              59       (117,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.386             1.574              59       (117,102)
   Routing elements:
      Manhattan distance of X:13, Y:3
LUT__29288|in[3]                                                                                                     lut             0.054             1.628              59       (130,105)
LUT__29288|out                                                                                                       lut             0.000             1.628               2       (130,105)
n12866                                                                                                               net             0.174             1.802               2       (130,105)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29289|in[3]                                                                                                     lut             0.054             1.856               2       (130,106)
LUT__29289|out                                                                                                       lut             0.000             1.856               2       (130,106)
n12867                                                                                                               net             0.205             2.061               2       (130,106)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__29290|in[2]                                                                                                     lut             0.054             2.115               2       (130,101)
LUT__29290|out                                                                                                       lut             0.000             2.115               2       (130,101)
n12868                                                                                                               net             0.053             2.168               2       (130,101)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29291|in[1]                                                                                                     lut             0.054             2.222               2       (130,100)
LUT__29291|out                                                                                                       lut             0.000             2.222               2       (130,100)
n12869                                                                                                               net             0.328             2.550               2       (130,100)
   Routing elements:
      Manhattan distance of X:15, Y:1
LUT__29292|in[3]                                                                                                     lut             0.054             2.604               2       (115,99) 
LUT__29292|out                                                                                                       lut             0.000             2.604               2       (115,99) 
n12870                                                                                                               net             0.264             2.868               2       (115,99) 
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__29293|in[1]                                                                                                     lut             0.054             2.922               2       (115,89) 
LUT__29293|out                                                                                                       lut             0.000             2.922               5       (115,89) 
n12871                                                                                                               net             0.582             3.504               5       (115,89) 
   Routing elements:
      Manhattan distance of X:6, Y:21
LUT__29548|in[0]                                                                                                     lut             0.054             3.558               5       (109,68) 
LUT__29548|out                                                                                                       lut             0.000             3.558               4       (109,68) 
n13065                                                                                                               net             0.221             3.779               4       (109,68) 
   Routing elements:
      Manhattan distance of X:5, Y:7
LUT__29555|in[0]                                                                                                     lut             0.055             3.834               4       (114,75) 
LUT__29555|out                                                                                                       lut             0.000             3.834               2       (114,75) 
n13071                                                                                                               net             0.141             3.975               2       (114,75) 
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__29560|in[0]                                                                                                     lut             0.054             4.029               2       (115,80) 
LUT__29560|out                                                                                                       lut             0.000             4.029               2       (115,80) 
n13076                                                                                                               net             0.053             4.082               2       (115,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29562|in[0]                                                                                                     lut             0.054             4.136               2       (115,79) 
LUT__29562|out                                                                                                       lut             0.000             4.136               2       (115,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.139               2       (115,79) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.090             2.200             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             2.200             743       (115,79) 

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 2.248 (required time - arrival time)                                                                                     
Delay         : 0.201                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.104

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:43, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.787             743       (176,30) 

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q      ff          0.113             0.113              2         (176,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]           net         0.201             0.314              2         (176,30)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D     ff          0.003             0.317              2         (176,35)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                       inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                       net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.858             296        (176,35)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.260 (required time - arrival time)                                                                                                   
Delay         : 0.189                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.305
--------------------------------------
End-of-path arrival time       : 2.092

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.787             743       (80,61)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              5         (80,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]                              net         0.189             0.302              5         (80,61)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.305              5         (85,61)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.858             296        (85,61)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.265 (required time - arrival time)                                                                                                   
Delay         : 0.184                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.087

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:127, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (92,25)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                     ff          0.113             0.113              3         (92,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]                          net         0.184             0.297              3         (92,25)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.300              3         (97,25)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.858             296        (97,25)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.269 (required time - arrival time)                                                                                                   
Delay         : 0.180                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.296
--------------------------------------
End-of-path arrival time       : 2.083

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (89,45)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3         (89,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]                          net         0.180             0.293              3         (89,45)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.296              3         (89,40)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.858             296        (89,40)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.269 (required time - arrival time)                                                                                                   
Delay         : 0.180                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.296
--------------------------------------
End-of-path arrival time       : 2.083

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (80,46)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3         (80,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]                          net         0.180             0.293              3         (80,46)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.296              3         (80,41)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.858             296        (80,41)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.271 (required time - arrival time)                                                                                                   
Delay         : 0.178                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.294
--------------------------------------
End-of-path arrival time       : 2.081

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (74,39)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                     ff          0.113             0.113              3         (74,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]                          net         0.178             0.291              3         (74,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.294              3         (79,39)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.858             296        (79,39)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.279 (required time - arrival time)                                                                                                   
Delay         : 0.170                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.073

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (80,69)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                     ff          0.113             0.113              3         (80,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]                          net         0.170             0.283              3         (80,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.286              3         (80,64)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.858             296        (80,64)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.305 (required time - arrival time)                                                                                                   
Delay         : 0.144                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.260
--------------------------------------
End-of-path arrival time       : 2.047

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:131, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (88,47)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (88,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]                          net         0.144             0.257              3         (88,47)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.260              3         (86,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:25, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.858             296        (86,47)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 0.317 (required time - arrival time)                                                                                   
Delay         : 0.186                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.406

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.787             743       (99,38)  

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q     ff          0.113             0.113              2         (99,38) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1          net         0.186             0.299              2         (99,38) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D     ff          0.003             0.302              2         (104,38)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                    net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.865             554       (104,38) 

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR  
Launch Clock  : core_clk (RISE)                                                                               
Capture Clock : clk_sys (RISE)                                                                                
Slack         : -0.592 (required time - arrival time)                                                         
Delay         : 0.456                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.660
--------------------------------------
End-of-path arrival time       : 2.447

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (152,121)

Data Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q     ff          0.113             0.113             137       (152,121)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done          net         0.456             0.569             137       (152,121)
   Routing elements:
      Manhattan distance of X:1, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR     ff          0.091             0.660             137       (153,127)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk_sys                                                                                          inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                          inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                          net          1.854             1.964             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|CLK    ff           0.000             1.964             3935      (153,127)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.590 (required time - arrival time)                                                                                                                   
Delay         : 0.454                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.658
--------------------------------------
End-of-path arrival time       : 2.445

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (152,121)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             137       (152,121)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.454             0.567             137       (152,121)
   Routing elements:
      Manhattan distance of X:0, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR     ff          0.091             0.658             137       (152,119)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:152, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|CLK    ff           0.000             1.964             3935      (152,119)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.590 (required time - arrival time)                                                                                                                   
Delay         : 0.454                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.658
--------------------------------------
End-of-path arrival time       : 2.445

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (152,121)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             137       (152,121)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.454             0.567             137       (152,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          0.091             0.658             137       (152,120)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:152, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.964             3935      (152,120)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.590 (required time - arrival time)                                                                                                                   
Delay         : 0.454                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.658
--------------------------------------
End-of-path arrival time       : 2.445

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (152,121)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             137       (152,121)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.454             0.567             137       (152,121)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR     ff          0.091             0.658             137       (152,116)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:152, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|CLK    ff           0.000             1.964             3935      (152,116)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.590 (required time - arrival time)                                                                                                                   
Delay         : 0.454                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.658
--------------------------------------
End-of-path arrival time       : 2.445

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (152,121)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             137       (152,121)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.454             0.567             137       (152,121)
   Routing elements:
      Manhattan distance of X:0, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR     ff          0.091             0.658             137       (152,115)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:152, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|CLK    ff           0.000             1.964             3935      (152,115)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.429 (required time - arrival time)                                                                                              
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.870
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.157

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.760             1.870             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.870             743       (109,116)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3        (109,116)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]                          net         0.171             0.284              3        (109,116)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.287              3        (109,111)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:109, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             3935      (109,111)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : -0.376 (required time - arrival time)                                                                                               
Delay         : 0.201                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.104

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                    net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:56, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (163,48) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (163,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]                        net         0.201             0.314              3         (163,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.317              3         (168,48)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:168, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             3935       (168,48)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : -0.372 (required time - arrival time)                                                                                               
Delay         : 0.197                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.313
--------------------------------------
End-of-path arrival time       : 2.100

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                    net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:53, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (166,49) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (166,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]                        net         0.197             0.310              3         (166,49)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.313              3         (161,49)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:161, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             3935       (161,49)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.368 (required time - arrival time)                                                                                              
Delay         : 0.193                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.309
--------------------------------------
End-of-path arrival time       : 2.096

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (104,113)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3        (104,113)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]                          net         0.193             0.306              3        (104,113)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.309              3        (109,113)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:109, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             3935      (109,113)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.368 (required time - arrival time)                                                                                              
Delay         : 0.193                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.309
--------------------------------------
End-of-path arrival time       : 2.096

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                             net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK    ff           0.000             1.787             743       (124,208)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              4        (124,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]                              net         0.193             0.306              4        (124,208)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.309              4        (129,208)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             3935      (129,208)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.106 (required time - arrival time)                                                                                                   
Delay         : 0.201                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.175

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.858             296        (55,42)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                   ff          0.113             0.113              3         (55,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]                        net         0.201             0.314              3         (55,42)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.317              3         (55,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:164, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (55,47)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.115 (required time - arrival time)                                                                                                   
Delay         : 0.192                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.308
--------------------------------------
End-of-path arrival time       : 2.166

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:38, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             296        (73,32)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (73,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]                        net         0.192             0.305              3         (73,32)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.308              3         (78,32)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:141, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (78,32)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.116 (required time - arrival time)                                                                                                   
Delay         : 0.191                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 2.165

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:38, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.858             296        (73,34)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3         (73,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]                        net         0.191             0.304              3         (73,34)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.307              3         (78,34)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:141, Y:130
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (78,34)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.130 (required time - arrival time)                                                                                                   
Delay         : 0.177                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:36, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.858             296        (75,44)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                   ff          0.113             0.113              3         (75,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]                        net         0.177             0.290              3         (75,44)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.293              3         (80,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (80,44)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.136 (required time - arrival time)                                                                                                   
Delay         : 0.171                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.145

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.858             296        (80,80)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              4         (80,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]                            net         0.171             0.284              4         (80,80)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.287              4         (80,75)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (80,75)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.136 (required time - arrival time)                                                                                                   
Delay         : 0.171                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.145

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:35, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.858             296        (76,52)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                   ff          0.113             0.113              3         (76,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]                        net         0.171             0.284              3         (76,52)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.287              3         (76,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:143, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (76,47)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.137 (required time - arrival time)                                                                                                   
Delay         : 0.170                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.144

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (110,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (110,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]                        net         0.170             0.283              3         (110,35)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.286              3         (110,30)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (110,30) 

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK                   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.454 (required time - arrival time)                                                                                     
Delay         : 1.709                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                          ff          0.113             0.113             222        (79,7)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                               net         1.709             1.822             222        (79,7)  
   Routing elements:
      Manhattan distance of X:97, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|SR     ff          0.091             1.913             222        (176,35)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                       inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                       net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.858             296        (176,35)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.454 (required time - arrival time)                                                                              
Delay         : 1.709                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                   ff          0.113             0.113             222        (79,7)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                        net         1.709             1.822             222        (79,7)  
   Routing elements:
      Manhattan distance of X:97, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF|SR     ff          0.091             1.913             222        (176,10)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF|CLK    ff           0.000             1.858             296        (176,10)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[7]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.454 (required time - arrival time)                                                                              
Delay         : 1.709                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                   ff          0.113             0.113             222        (79,7)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                        net         1.709             1.822             222        (79,7)  
   Routing elements:
      Manhattan distance of X:97, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[7]~FF|SR     ff          0.091             1.913             222        (176,11)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[7]~FF|CLK    ff           0.000             1.858             296        (176,11)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                     
Slack         : 0.454 (required time - arrival time)                                                                               
Delay         : 1.709                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                    ff          0.113             0.113             222        (79,7)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                         net         1.709             1.822             222        (79,7)  
   Routing elements:
      Manhattan distance of X:97, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|SR     ff          0.091             1.913             222        (176,14)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                 inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                 net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|CLK    ff           0.000             1.858             296        (176,14)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                     
Slack         : 0.454 (required time - arrival time)                                                                               
Delay         : 1.709                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                    ff          0.113             0.113             222        (79,7) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                         net         1.709             1.822             222        (79,7) 
   Routing elements:
      Manhattan distance of X:97, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|SR     ff          0.091             1.913             222        (176,5)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:65, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|CLK    ff           0.000             1.858             296        (176,5)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                     
Slack         : 0.454 (required time - arrival time)                                                                               
Delay         : 1.709                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                    ff          0.113             0.113             222        (79,7) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                         net         1.709             1.822             222        (79,7) 
   Routing elements:
      Manhattan distance of X:97, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF|SR     ff          0.091             1.913             222        (176,4)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:65, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF|CLK    ff           0.000             1.858             296        (176,4)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK                         
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[1]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                 
Slack         : 0.454 (required time - arrival time)                                                                                           
Delay         : 1.709                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                                ff          0.113             0.113             222        (79,7) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                                     net         1.709             1.822             222        (79,7) 
   Routing elements:
      Manhattan distance of X:97, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[1]~FF|SR     ff          0.091             1.913             222        (176,9)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
tac_clk                                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                             inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                             net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:65, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[1]~FF|CLK    ff           0.000             1.858             296        (176,9)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                     
Slack         : 0.454 (required time - arrival time)                                                                               
Delay         : 1.709                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                    ff          0.113             0.113             222        (79,7) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                         net         1.709             1.822             222        (79,7) 
   Routing elements:
      Manhattan distance of X:97, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF|SR     ff          0.091             1.913             222        (176,3)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:65, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF|CLK    ff           0.000             1.858             296        (176,3)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[2]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.454 (required time - arrival time)                                                                              
Delay         : 1.709                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                   ff          0.113             0.113             222        (79,7) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                        net         1.709             1.822             222        (79,7) 
   Routing elements:
      Manhattan distance of X:97, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[2]~FF|SR     ff          0.091             1.913             222        (176,2)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:65, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[2]~FF|CLK    ff           0.000             1.858             296        (176,2)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|SR
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.454 (required time - arrival time)                                                                              
Delay         : 1.709                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.985
+ Clock To Q + Data Path Delay : 1.913
--------------------------------------
End-of-path arrival time       : 3.898

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|Q                   ff          0.113             0.113             222        (79,7)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn                        net         1.709             1.822             222        (79,7)  
   Routing elements:
      Manhattan distance of X:97, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|SR     ff          0.091             1.913             222        (176,13)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|CLK    ff           0.000             1.858             296        (176,13)

################################################################################
Path Detail Report (tac_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.546 (required time - arrival time)                                                                                                         
Delay         : 0.300                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.416
--------------------------------------
End-of-path arrival time       : 2.274

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.858             296        (61,50)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q          ff          0.113             0.113              2         (61,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]               net         0.300             0.413              2         (61,50)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D     srl8        0.003             0.416              2         (57,50)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.837             3935       (57,50)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.546 (required time - arrival time)                                                                                                         
Delay         : 0.300                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.416
--------------------------------------
End-of-path arrival time       : 2.274

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.858             296        (61,48)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q          ff          0.113             0.113              2         (61,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]               net         0.300             0.413              2         (61,48)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D     srl8        0.003             0.416              2         (57,48)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.837             3935       (57,48)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.510 (required time - arrival time)                                                                                                         
Delay         : 0.264                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.380
--------------------------------------
End-of-path arrival time       : 2.238

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.858             296        (51,35)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q          ff          0.113             0.113              2         (51,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]               net         0.264             0.377              2         (51,35)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D     srl8        0.003             0.380              2         (51,40)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.837             3935       (51,40)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.510 (required time - arrival time)                                                                                                         
Delay         : 0.264                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.380
--------------------------------------
End-of-path arrival time       : 2.238

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.858             296        (51,22)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q          ff          0.113             0.113              2         (51,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]               net         0.264             0.377              2         (51,22)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D     srl8        0.003             0.380              2         (51,27)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.837             3935       (51,27)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.506 (required time - arrival time)                                                                                                         
Delay         : 0.260                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.376
--------------------------------------
End-of-path arrival time       : 2.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:54, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.858             296        (57,36)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q          ff          0.113             0.113              2         (57,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]               net         0.260             0.373              2         (57,36)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D     srl8        0.003             0.376              2         (57,31)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.837             3935       (57,31)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.505 (required time - arrival time)                                                                                                         
Delay         : 0.259                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.375
--------------------------------------
End-of-path arrival time       : 2.233

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:54, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.858             296        (57,33)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q          ff          0.113             0.113              2         (57,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]               net         0.259             0.372              2         (57,33)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D     srl8        0.003             0.375              2         (57,38)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.837             3935       (57,38)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.498 (required time - arrival time)                                                                                                         
Delay         : 0.252                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.368
--------------------------------------
End-of-path arrival time       : 2.226

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.858             296        (61,56)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q          ff          0.113             0.113              2         (61,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]               net         0.252             0.365              2         (61,56)
   Routing elements:
      Manhattan distance of X:5, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D     srl8        0.003             0.368              2         (66,51)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|CLK    srl8         0.000             1.837             3935       (66,51)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.438 (required time - arrival time)                                                                                                         
Delay         : 0.192                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.308
--------------------------------------
End-of-path arrival time       : 2.166

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.858             296        (62,40)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q          ff          0.113             0.113              2         (62,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]               net         0.192             0.305              2         (62,40)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D     srl8        0.003             0.308              2         (57,40)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.837             3935       (57,40)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.404 (required time - arrival time)                                                                                                         
Delay         : 0.158                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.274
--------------------------------------
End-of-path arrival time       : 2.132

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.858             296        (61,49)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|Q          ff          0.113             0.113              2         (61,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]               net         0.158             0.271              2         (61,49)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D     srl8        0.003             0.274              2         (66,49)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|CLK    srl8         0.000             1.837             3935       (66,49)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.391 (required time - arrival time)                                                                                                         
Delay         : 0.145                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.261
--------------------------------------
End-of-path arrival time       : 2.119

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.858             296        (61,42)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q          ff          0.113             0.113              2         (61,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]               net         0.145             0.258              2         (61,42)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D     srl8        0.003             0.261              2         (60,42)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.837             3935       (60,42)

################################################################################
Path Detail Report (twd_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.293 (required time - arrival time)                                                                                                 
Delay         : 2.190                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.394
--------------------------------------
End-of-path arrival time       : 4.259

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796              2         (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850              2         (106,45)
n12620                                                                                                                                   net         0.053             0.903              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957              2         (106,44)
n12621                                                                                                                                   net         0.053             1.010              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064              3         (106,43)
n12624                                                                                                                                   net         0.205             1.269              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.323              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.323              7         (106,70)
n12977                                                                                                                                   net         0.262             1.585              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                                         lut         0.054             1.639              7         (104,67)
LUT__29432|out                                                                                                                           lut         0.000             1.639              2         (104,67)
n13007                                                                                                                                   net         0.053             1.692              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                                         lut         0.054             1.746              2         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.746              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.869              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.923              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.923              2         (106,66)
n13008                                                                                                                                   net         0.053             1.976              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             2.030              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             2.030              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.303              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE              ff          0.091             2.394              4         (106,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CLK    ff           0.000             2.123             743       (106,60) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.293 (required time - arrival time)                                                                                                 
Delay         : 2.190                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.394
--------------------------------------
End-of-path arrival time       : 4.259

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796              2         (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850              2         (106,45)
n12620                                                                                                                                   net         0.053             0.903              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957              2         (106,44)
n12621                                                                                                                                   net         0.053             1.010              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064              3         (106,43)
n12624                                                                                                                                   net         0.205             1.269              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.323              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.323              7         (106,70)
n12977                                                                                                                                   net         0.262             1.585              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                                         lut         0.054             1.639              7         (104,67)
LUT__29432|out                                                                                                                           lut         0.000             1.639              2         (104,67)
n13007                                                                                                                                   net         0.053             1.692              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                                         lut         0.054             1.746              2         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.746              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.869              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.923              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.923              2         (106,66)
n13008                                                                                                                                   net         0.053             1.976              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             2.030              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             2.030              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.303              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.394              4         (106,62)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.123             743       (106,62) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.279 (required time - arrival time)                                                                                                 
Delay         : 2.176                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.380
--------------------------------------
End-of-path arrival time       : 4.245

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796              2         (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850              2         (106,45)
n12620                                                                                                                                   net         0.053             0.903              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957              2         (106,44)
n12621                                                                                                                                   net         0.053             1.010              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064              3         (106,43)
n12624                                                                                                                                   net         0.205             1.269              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.323              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.323              7         (106,70)
n12977                                                                                                                                   net         0.108             1.431              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                                         lut         0.054             1.485              7         (109,70)
LUT__29431|out                                                                                                                           lut         0.000             1.485              5         (109,70)
n13006                                                                                                                                   net         0.193             1.678              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                                         lut         0.054             1.732              5         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.732              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.855              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.909              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.909              2         (106,66)
n13008                                                                                                                                   net         0.053             1.962              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             2.016              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             2.016              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.289              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE              ff          0.091             2.380              4         (106,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CLK    ff           0.000             2.123             743       (106,60) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.279 (required time - arrival time)                                                                                                 
Delay         : 2.176                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.380
--------------------------------------
End-of-path arrival time       : 4.245

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796              2         (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850              2         (106,45)
n12620                                                                                                                                   net         0.053             0.903              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957              2         (106,44)
n12621                                                                                                                                   net         0.053             1.010              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064              3         (106,43)
n12624                                                                                                                                   net         0.205             1.269              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.323              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.323              7         (106,70)
n12977                                                                                                                                   net         0.108             1.431              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                                         lut         0.054             1.485              7         (109,70)
LUT__29431|out                                                                                                                           lut         0.000             1.485              5         (109,70)
n13006                                                                                                                                   net         0.193             1.678              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                                         lut         0.054             1.732              5         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.732              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.855              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.909              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.909              2         (106,66)
n13008                                                                                                                                   net         0.053             1.962              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             2.016              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             2.016              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.289              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.380              4         (106,62)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.123             743       (106,62) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.240 (required time - arrival time)                                                                                                 
Delay         : 2.137                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.341
--------------------------------------
End-of-path arrival time       : 4.206

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796              2         (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850              2         (106,45)
n12620                                                                                                                                   net         0.053             0.903              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957              2         (106,44)
n12621                                                                                                                                   net         0.053             1.010              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064              3         (106,43)
n12624                                                                                                                                   net         0.205             1.269              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.323              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.323              7         (106,70)
n12977                                                                                                                                   net         0.053             1.376              7         (106,70)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29407|in[1]                                                                                                                         lut         0.054             1.430              7         (106,69)
LUT__29407|out                                                                                                                           lut         0.000             1.430              7         (106,69)
n12985                                                                                                                                   net         0.143             1.573              7         (106,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__29430|in[0]                                                                                                                         lut         0.055             1.628              7         (111,69)
LUT__29430|out                                                                                                                           lut         0.000             1.628              5         (111,69)
n13005                                                                                                                                   net         0.188             1.816              5         (111,69)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__29434|in[1]                                                                                                                         lut         0.054             1.870              5         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.870              2         (106,66)
n13008                                                                                                                                   net         0.053             1.923              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             1.977              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             1.977              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.250              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE              ff          0.091             2.341              4         (106,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CLK    ff           0.000             2.123             743       (106,60) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.240 (required time - arrival time)                                                                                                 
Delay         : 2.137                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.341
--------------------------------------
End-of-path arrival time       : 4.206

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796              2         (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850              2         (106,45)
n12620                                                                                                                                   net         0.053             0.903              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957              2         (106,44)
n12621                                                                                                                                   net         0.053             1.010              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064              3         (106,43)
n12624                                                                                                                                   net         0.205             1.269              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.323              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.323              7         (106,70)
n12977                                                                                                                                   net         0.053             1.376              7         (106,70)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29407|in[1]                                                                                                                         lut         0.054             1.430              7         (106,69)
LUT__29407|out                                                                                                                           lut         0.000             1.430              7         (106,69)
n12985                                                                                                                                   net         0.143             1.573              7         (106,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__29430|in[0]                                                                                                                         lut         0.055             1.628              7         (111,69)
LUT__29430|out                                                                                                                           lut         0.000             1.628              5         (111,69)
n13005                                                                                                                                   net         0.188             1.816              5         (111,69)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__29434|in[1]                                                                                                                         lut         0.054             1.870              5         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.870              2         (106,66)
n13008                                                                                                                                   net         0.053             1.923              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             1.977              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             1.977              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.250              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.341              4         (106,62)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.123             743       (106,62) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.227 (required time - arrival time)                                                                                                 
Delay         : 2.124                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.328
--------------------------------------
End-of-path arrival time       : 4.193

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.865             554       (29,44)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff          0.113             0.113              2         (29,44) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net         0.617             0.730              2         (29,44) 
   Routing elements:
      Manhattan distance of X:77, Y:1
LUT__28476|in[2]                                                                                                                         lut         0.054             0.784              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.784              2         (106,45)
n12620                                                                                                                                   net         0.053             0.837              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.891              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.891              2         (106,44)
n12621                                                                                                                                   net         0.053             0.944              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             0.998              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.998              3         (106,43)
n12624                                                                                                                                   net         0.205             1.203              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.257              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.257              7         (106,70)
n12977                                                                                                                                   net         0.262             1.519              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                                         lut         0.054             1.573              7         (104,67)
LUT__29432|out                                                                                                                           lut         0.000             1.573              2         (104,67)
n13007                                                                                                                                   net         0.053             1.626              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                                         lut         0.054             1.680              2         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.680              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.803              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.857              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.857              2         (106,66)
n13008                                                                                                                                   net         0.053             1.910              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             1.964              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             1.964              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.237              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.328              4         (106,62)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.123             743       (106,62) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.227 (required time - arrival time)                                                                                                 
Delay         : 2.124                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.328
--------------------------------------
End-of-path arrival time       : 4.193

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.865             554       (29,44)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff          0.113             0.113              2         (29,44) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net         0.617             0.730              2         (29,44) 
   Routing elements:
      Manhattan distance of X:77, Y:1
LUT__28476|in[2]                                                                                                                         lut         0.054             0.784              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.784              2         (106,45)
n12620                                                                                                                                   net         0.053             0.837              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.891              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.891              2         (106,44)
n12621                                                                                                                                   net         0.053             0.944              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             0.998              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.998              3         (106,43)
n12624                                                                                                                                   net         0.205             1.203              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.257              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.257              7         (106,70)
n12977                                                                                                                                   net         0.262             1.519              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                                         lut         0.054             1.573              7         (104,67)
LUT__29432|out                                                                                                                           lut         0.000             1.573              2         (104,67)
n13007                                                                                                                                   net         0.053             1.626              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                                         lut         0.054             1.680              2         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.680              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.803              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.857              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.857              2         (106,66)
n13008                                                                                                                                   net         0.053             1.910              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             1.964              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             1.964              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.237              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE              ff          0.091             2.328              4         (106,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CLK    ff           0.000             2.123             743       (106,60) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.213 (required time - arrival time)                                                                                                 
Delay         : 2.110                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.314
--------------------------------------
End-of-path arrival time       : 4.179

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.865             554       (29,44)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff          0.113             0.113              2         (29,44) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net         0.617             0.730              2         (29,44) 
   Routing elements:
      Manhattan distance of X:77, Y:1
LUT__28476|in[2]                                                                                                                         lut         0.054             0.784              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.784              2         (106,45)
n12620                                                                                                                                   net         0.053             0.837              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.891              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.891              2         (106,44)
n12621                                                                                                                                   net         0.053             0.944              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             0.998              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.998              3         (106,43)
n12624                                                                                                                                   net         0.205             1.203              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.257              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.257              7         (106,70)
n12977                                                                                                                                   net         0.108             1.365              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                                         lut         0.054             1.419              7         (109,70)
LUT__29431|out                                                                                                                           lut         0.000             1.419              5         (109,70)
n13006                                                                                                                                   net         0.193             1.612              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                                         lut         0.054             1.666              5         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.666              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.789              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.843              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.843              2         (106,66)
n13008                                                                                                                                   net         0.053             1.896              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             1.950              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             1.950              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.223              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CE              ff          0.091             2.314              4         (106,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CLK    ff           0.000             2.123             743       (106,60) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : -0.213 (required time - arrival time)                                                                                                 
Delay         : 2.110                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.314
--------------------------------------
End-of-path arrival time       : 4.179

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.123
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.966

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.865             554       (29,44)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff          0.113             0.113              2         (29,44) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net         0.617             0.730              2         (29,44) 
   Routing elements:
      Manhattan distance of X:77, Y:1
LUT__28476|in[2]                                                                                                                         lut         0.054             0.784              2         (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.784              2         (106,45)
n12620                                                                                                                                   net         0.053             0.837              2         (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.891              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.891              2         (106,44)
n12621                                                                                                                                   net         0.053             0.944              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             0.998              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.998              3         (106,43)
n12624                                                                                                                                   net         0.205             1.203              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.054             1.257              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             1.257              7         (106,70)
n12977                                                                                                                                   net         0.108             1.365              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                                         lut         0.054             1.419              7         (109,70)
LUT__29431|out                                                                                                                           lut         0.000             1.419              5         (109,70)
n13006                                                                                                                                   net         0.193             1.612              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                                         lut         0.054             1.666              5         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             1.666              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.123             1.789              2         (104,66)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__29434|in[0]                                                                                                                         lut         0.054             1.843              3         (106,66)
LUT__29434|out                                                                                                                           lut         0.000             1.843              2         (106,66)
n13008                                                                                                                                   net         0.053             1.896              2         (106,66)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29435|in[1]                                                                                                                         lut         0.054             1.950              2         (106,65)
LUT__29435|out                                                                                                                           lut         0.000             1.950              4         (106,65)
ceg_net819                                                                                                                               net         0.273             2.223              4         (106,65)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.314              4         (106,62)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.013             2.123             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.123             743       (106,62) 

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CE                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.429 (required time - arrival time)                                                                                                  
Delay         : 1.861                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.065
--------------------------------------
End-of-path arrival time       : 3.930

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850               2        (106,45)
n12620                                                                                                                                   net         0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957               2        (106,44)
n12621                                                                                                                                   net         0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064               3        (106,43)
n12624                                                                                                                                   net         0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                         lut         0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                           lut         0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                          net         0.803             1.974              20        (106,42)
   Routing elements:
      Manhattan distance of X:2, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CE                     ff          0.091             2.065              20        (104,63)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.865             554       (104,63) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.429 (required time - arrival time)                                                                                                  
Delay         : 1.861                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.065
--------------------------------------
End-of-path arrival time       : 3.930

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                         lut         0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.850               2        (106,45)
n12620                                                                                                                                   net         0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.957               2        (106,44)
n12621                                                                                                                                   net         0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                           lut         0.000             1.064               3        (106,43)
n12624                                                                                                                                   net         0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                         lut         0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                           lut         0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                          net         0.803             1.974              20        (106,42)
   Routing elements:
      Manhattan distance of X:80, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE                     ff          0.091             2.065              20        (26,25) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:193, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (26,25)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[1]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.469 (required time - arrival time)                                                                                                  
Delay         : 1.884                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.025
--------------------------------------
End-of-path arrival time       : 3.890

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]      net             0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                     lut             0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                       lut             0.000             0.850               2        (106,45)
n12620                                                                                                                               net             0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                     lut             0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                       lut             0.000             0.957               2        (106,44)
n12621                                                                                                                               net             0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                     lut             0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                       lut             0.000             1.064               3        (106,43)
n12624                                                                                                                               net             0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                     lut             0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                       lut             0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.209             1.380              20        (106,42)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__28484|in[0]                                                                                                                     lut             0.055             1.435              20        (111,42)
LUT__28484|out                                                                                                                       lut             0.000             1.435               9        (111,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.562             1.997               9        (111,42)
   Routing elements:
      Manhattan distance of X:24, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[1]                        ram_8192x20     0.028             2.025               9        (87,22) 

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:132, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.865             554       (87,22)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[1]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.481 (required time - arrival time)                                                                                                  
Delay         : 1.872                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.013
--------------------------------------
End-of-path arrival time       : 3.878

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]      net             0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                     lut             0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                       lut             0.000             0.850               2        (106,45)
n12620                                                                                                                               net             0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                     lut             0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                       lut             0.000             0.957               2        (106,44)
n12621                                                                                                                               net             0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                     lut             0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                       lut             0.000             1.064               3        (106,43)
n12624                                                                                                                               net             0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                     lut             0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                       lut             0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.209             1.380              20        (106,42)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__28484|in[0]                                                                                                                     lut             0.055             1.435              20        (111,42)
LUT__28484|out                                                                                                                       lut             0.000             1.435               9        (111,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.550             1.985               9        (111,42)
   Routing elements:
      Manhattan distance of X:24, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[1]                        ram_8192x20     0.028             2.013               9        (87,2)  

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:132, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.865             554       (87,2)   

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[2]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.481 (required time - arrival time)                                                                                                  
Delay         : 1.872                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.013
--------------------------------------
End-of-path arrival time       : 3.878

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]      net             0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                     lut             0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                       lut             0.000             0.850               2        (106,45)
n12620                                                                                                                               net             0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                     lut             0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                       lut             0.000             0.957               2        (106,44)
n12621                                                                                                                               net             0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                     lut             0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                       lut             0.000             1.064               3        (106,43)
n12624                                                                                                                               net             0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                     lut             0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                       lut             0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.189             1.360              20        (106,42)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__28486|in[0]                                                                                                                     lut             0.054             1.414              20        (112,42)
LUT__28486|out                                                                                                                       lut             0.000             1.414               9        (112,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[3]                                  net             0.571             1.985               9        (112,42)
   Routing elements:
      Manhattan distance of X:25, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[2]                        ram_8192x20     0.028             2.013               9        (87,22) 

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:132, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.865             554       (87,22)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[4]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.482 (required time - arrival time)                                                                                                  
Delay         : 1.871                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.012
--------------------------------------
End-of-path arrival time       : 3.877

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]      net             0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                     lut             0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                       lut             0.000             0.850               2        (106,45)
n12620                                                                                                                               net             0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                     lut             0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                       lut             0.000             0.957               2        (106,44)
n12621                                                                                                                               net             0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                     lut             0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                       lut             0.000             1.064               3        (106,43)
n12624                                                                                                                               net             0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                     lut             0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                       lut             0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.098             1.269              20        (106,42)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28489|in[0]                                                                                                                     lut             0.054             1.323              20        (107,42)
LUT__28489|out                                                                                                                       lut             0.000             1.323               9        (107,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[5]                                  net             0.661             1.984               9        (107,42)
   Routing elements:
      Manhattan distance of X:20, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[4]                        ram_8192x20     0.028             2.012               9        (87,2)  

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:132, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.865             554       (87,2)   

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[9]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.482 (required time - arrival time)                                                                                                  
Delay         : 1.871                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.012
--------------------------------------
End-of-path arrival time       : 3.877

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]      net             0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                     lut             0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                       lut             0.000             0.850               2        (106,45)
n12620                                                                                                                               net             0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                     lut             0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                       lut             0.000             0.957               2        (106,44)
n12621                                                                                                                               net             0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                     lut             0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                       lut             0.000             1.064               3        (106,43)
n12624                                                                                                                               net             0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                     lut             0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                       lut             0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.196             1.367              20        (106,42)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__28482|in[0]                                                                                                                     lut             0.055             1.422              20        (111,40)
LUT__28482|out                                                                                                                       lut             0.000             1.422               9        (111,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[0]                                  net             0.562             1.984               9        (111,40)
   Routing elements:
      Manhattan distance of X:24, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[9]                        ram_8192x20     0.028             2.012               9        (87,2)  

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:132, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.865             554       (87,2)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                          
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.495 (required time - arrival time)                                                                                                  
Delay         : 1.858                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.999
--------------------------------------
End-of-path arrival time       : 3.864

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (8,15)   

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (8,15)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]      net             0.683             0.796               2        (8,15)  
   Routing elements:
      Manhattan distance of X:98, Y:30
LUT__28476|in[1]                                                                                                                     lut             0.054             0.850               2        (106,45)
LUT__28476|out                                                                                                                       lut             0.000             0.850               2        (106,45)
n12620                                                                                                                               net             0.053             0.903               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                     lut             0.054             0.957               2        (106,44)
LUT__28477|out                                                                                                                       lut             0.000             0.957               2        (106,44)
n12621                                                                                                                               net             0.053             1.010               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                     lut             0.054             1.064               2        (106,43)
LUT__28480|out                                                                                                                       lut             0.000             1.064               3        (106,43)
n12624                                                                                                                               net             0.053             1.117               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                     lut             0.054             1.171               3        (106,42)
LUT__28481|out                                                                                                                       lut             0.000             1.171              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.209             1.380              20        (106,42)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__28484|in[0]                                                                                                                     lut             0.055             1.435              20        (111,42)
LUT__28484|out                                                                                                                       lut             0.000             1.435               9        (111,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.536             1.971               9        (111,42)
   Routing elements:
      Manhattan distance of X:9, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                         ram_8192x20     0.028             1.999               9        (102,2) 

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:117, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (102,2)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CE                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.495 (required time - arrival time)                                                                                                  
Delay         : 1.795                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.999
--------------------------------------
End-of-path arrival time       : 3.864

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.865             554       (29,44)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff          0.113             0.113               2        (29,44) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net         0.617             0.730               2        (29,44) 
   Routing elements:
      Manhattan distance of X:77, Y:1
LUT__28476|in[2]                                                                                                                         lut         0.054             0.784               2        (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.784               2        (106,45)
n12620                                                                                                                                   net         0.053             0.837               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.891               2        (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.891               2        (106,44)
n12621                                                                                                                                   net         0.053             0.944               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             0.998               2        (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.998               3        (106,43)
n12624                                                                                                                                   net         0.053             1.051               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                         lut         0.054             1.105               3        (106,42)
LUT__28481|out                                                                                                                           lut         0.000             1.105              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                          net         0.803             1.908              20        (106,42)
   Routing elements:
      Manhattan distance of X:2, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CE                     ff          0.091             1.999              20        (104,63)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.865             554       (104,63) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.495 (required time - arrival time)                                                                                                  
Delay         : 1.795                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.999
--------------------------------------
End-of-path arrival time       : 3.864

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.865             554       (29,44)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff          0.113             0.113               2        (29,44) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net         0.617             0.730               2        (29,44) 
   Routing elements:
      Manhattan distance of X:77, Y:1
LUT__28476|in[2]                                                                                                                         lut         0.054             0.784               2        (106,45)
LUT__28476|out                                                                                                                           lut         0.000             0.784               2        (106,45)
n12620                                                                                                                                   net         0.053             0.837               2        (106,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28477|in[2]                                                                                                                         lut         0.054             0.891               2        (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.891               2        (106,44)
n12621                                                                                                                                   net         0.053             0.944               2        (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.054             0.998               2        (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.998               3        (106,43)
n12624                                                                                                                                   net         0.053             1.051               3        (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28481|in[0]                                                                                                                         lut         0.054             1.105               3        (106,42)
LUT__28481|out                                                                                                                           lut         0.000             1.105              20        (106,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                          net         0.803             1.908              20        (106,42)
   Routing elements:
      Manhattan distance of X:80, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE                     ff          0.091             1.999              20        (26,25) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:193, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (26,25)  

################################################################################
Path Detail Report (twd_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.454 (required time - arrival time)                                                                                              
Delay         : 0.201                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.182

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.865             554       (104,63) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3         (104,63)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]                          net         0.201             0.314              3         (104,63)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.317              3         (99,63) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:99, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             3935       (99,63)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.439 (required time - arrival time)                                                                                              
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.167

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:118, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.865             554       (101,38) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (101,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]                          net         0.186             0.299              3         (101,38)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.302              3         (106,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:106, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             3935       (106,38)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.439 (required time - arrival time)                                                                                              
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.167

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:121, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (98,37)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3         (98,37) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                          net         0.186             0.299              3         (98,37) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.302              3         (103,37)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:103, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             3935       (103,37)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.424 (required time - arrival time)                                                                                              
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.152

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.865             554       (110,62) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q                     ff          0.113             0.113              3         (110,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]                          net         0.171             0.284              3         (110,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.287              3         (110,57)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:110, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             3935       (110,57)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                              net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.865             554       (106,41) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              4         (106,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]                              net         0.170             0.283              4         (106,41)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.286              4         (106,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:106, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             3935       (106,36)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:193, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (26,25)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q                     ff          0.113             0.113              3         (26,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]                          net         0.170             0.283              3         (26,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.286              3         (26,20)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:26, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             3935       (26,20)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:140, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.865             554       (79,53)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q                     ff          0.113             0.113              3         (79,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]                          net         0.170             0.283              3         (79,53)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.286              3         (79,48)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:79, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.837             3935       (79,48)

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : -0.590 (required time - arrival time)                                                                 
Delay         : 0.354                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_sys~FF|Q                                                                                              ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                   net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.091             0.558             2107       (94,36)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             743       (94,36)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.590 (required time - arrival time)                                                                                                                      
Delay         : 0.354                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.558             2107       (94,22)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.914             743       (94,22)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.590 (required time - arrival time)                                                                                                                      
Delay         : 0.354                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.558             2107       (94,21)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.914             743       (94,21)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.590 (required time - arrival time)                                                                                                                      
Delay         : 0.354                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.558             2107       (94,23)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:141
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.914             743       (94,23)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.480 (required time - arrival time)                                                                                              
Delay         : 0.205                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.321
--------------------------------------
End-of-path arrival time       : 2.158

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             3935      (182,209)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3        (182,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]                        net         0.205             0.318              3        (182,209)
   Routing elements:
      Manhattan distance of X:0, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.321              3        (182,201)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:37, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (182,201)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.475 (required time - arrival time)                                                                                              
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.316
--------------------------------------
End-of-path arrival time       : 2.153

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             3935      (105,112)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3        (105,112)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]                        net         0.200             0.313              3        (105,112)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.316              3        (110,112)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (110,112)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.475 (required time - arrival time)                                                                                              
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.316
--------------------------------------
End-of-path arrival time       : 2.153

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:107, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.837             3935      (107,129)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3        (107,129)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]                        net         0.200             0.313              3        (107,129)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.316              3        (112,129)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (112,129)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.475 (required time - arrival time)                                                                                              
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.316
--------------------------------------
End-of-path arrival time       : 2.153

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:107, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             3935      (107,133)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3        (107,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]                        net         0.200             0.313              3        (107,133)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.316              3        (112,133)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (112,133)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : -0.473 (required time - arrival time)                                                                                               
Delay         : 0.198                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.314
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                   net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:172, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.837             3935       (172,41)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (172,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]                          net         0.198             0.311              3         (172,41)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.314              3         (177,41)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:42, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (177,41) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : -0.473 (required time - arrival time)                                                                                               
Delay         : 0.198                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.314
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                               net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:163, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF|CLK    ff           0.000             1.837             3935       (163,25)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              4         (163,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]                              net         0.198             0.311              4         (163,25)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.314              4         (168,25)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:51, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (168,25) 

################################################################################
Path Detail Report (clk_sys vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.685 (required time - arrival time)                                                                                                                      
Delay         : 0.520                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.724
--------------------------------------
End-of-path arrival time       : 2.561

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.520             0.633             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.724             2107       (97,6) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                                         net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.985             296        (97,6) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.685 (required time - arrival time)                                                                                                                      
Delay         : 0.520                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.724
--------------------------------------
End-of-path arrival time       : 2.561

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.520             0.633             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.724             2107       (97,5) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                                         net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.985             296        (97,5) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.685 (required time - arrival time)                                                                                                                      
Delay         : 0.520                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.724
--------------------------------------
End-of-path arrival time       : 2.561

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.520             0.633             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.724             2107       (97,4) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                                         net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.985             296        (97,4) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                       
Capture Clock : tac_clk (RISE)                                                                                       
Slack         : -0.665 (required time - arrival time)                                                                
Delay         : 0.500                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.704
--------------------------------------
End-of-path arrival time       : 2.541

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_sys~FF|Q                                                                                             ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                  net         0.500             0.613             2107       (91,36)
   Routing elements:
      Manhattan distance of X:12, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR     ff          0.091             0.704             2107       (79,7) 

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (79,7) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.571 (required time - arrival time)                                                                                                          
Delay         : 0.367                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.483
--------------------------------------
End-of-path arrival time       : 2.320

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.837             3935       (71,36)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q           ff          0.113             0.113              2         (71,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                net         0.367             0.480              2         (71,36)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|D     srl8        0.003             0.483              2         (69,36)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.858             296        (69,36)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.561 (required time - arrival time)                                                                                                          
Delay         : 0.357                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.473
--------------------------------------
End-of-path arrival time       : 2.310

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.837             3935       (71,39)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|Q           ff          0.113             0.113              2         (71,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]                net         0.357             0.470              2         (71,39)
   Routing elements:
      Manhattan distance of X:5, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2|D     srl8        0.003             0.473              2         (66,36)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.858             296        (66,36)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.526 (required time - arrival time)                                                                                                          
Delay         : 0.322                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.438
--------------------------------------
End-of-path arrival time       : 2.275

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:68, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.837             3935       (68,38)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q           ff          0.113             0.113              2         (68,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]                net         0.322             0.435              2         (68,38)
   Routing elements:
      Manhattan distance of X:1, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D     srl8        0.003             0.438              2         (69,33)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.858             296        (69,33)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.469 (required time - arrival time)                                                                                                          
Delay         : 0.265                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.381
--------------------------------------
End-of-path arrival time       : 2.218

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.837             3935       (66,39)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|Q           ff          0.113             0.113              2         (66,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]                net         0.265             0.378              2         (66,39)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|D     srl8        0.003             0.381              2         (66,34)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.858             296        (66,34)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.469 (required time - arrival time)                                                                                                          
Delay         : 0.265                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.381
--------------------------------------
End-of-path arrival time       : 2.218

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.837             3935       (66,38)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q           ff          0.113             0.113              2         (66,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                net         0.265             0.378              2         (66,38)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|D     srl8        0.003             0.381              2         (66,33)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.858             296        (66,33)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.469 (required time - arrival time)                                                                                                          
Delay         : 0.265                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.381
--------------------------------------
End-of-path arrival time       : 2.218

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.837             3935       (66,25)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|Q           ff          0.113             0.113              2         (66,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]                net         0.265             0.378              2         (66,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D     srl8        0.003             0.381              2         (66,20)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.858             296        (66,20)

################################################################################
Path Detail Report (clk_sys vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                       
Capture Clock : twd_clk (RISE)                                                                                       
Slack         : -0.556 (required time - arrival time)                                                                
Delay         : 0.354                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.948
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.839

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_sys~FF|Q                                                                                             ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                  net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR     ff          0.091             0.558             2107       (94,15)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
twd_clk                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                   net          1.838             1.948             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|CLK    ff           0.000             1.948             554       (94,15)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.556 (required time - arrival time)                                                                                                                      
Delay         : 0.354                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.948
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.839

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.558             2107       (94,17)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                                         net          1.838             1.948             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.948             554       (94,17)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.556 (required time - arrival time)                                                                                                                      
Delay         : 0.354                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.948
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.839

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.558             2107       (94,18)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                                         net          1.838             1.948             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:141
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.948             554       (94,18)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.556 (required time - arrival time)                                                                                                                      
Delay         : 0.354                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.948
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.839

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             3935       (0,162)
clk_sys            net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.837             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.354             0.467             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.558             2107       (94,16)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                                         net          1.838             1.948             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.948             554       (94,16)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.398 (required time - arrival time)                                                                                              
Delay         : 0.201                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.154

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:31, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.837             3935       (31,36)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|Q                   ff          0.113             0.113              3         (31,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]                        net         0.201             0.314              3         (31,36)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.317              3         (36,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:183, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.865             554       (36,36)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.386 (required time - arrival time)                                                                                              
Delay         : 0.189                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.305
--------------------------------------
End-of-path arrival time       : 2.142

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:99, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.837             3935       (99,57)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (99,57) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]                        net         0.189             0.302              3         (99,57) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.305              3         (104,57)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.865             554       (104,57) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.386 (required time - arrival time)                                                                                              
Delay         : 0.189                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.305
--------------------------------------
End-of-path arrival time       : 2.142

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:99, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             3935       (99,53)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (99,53) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]                        net         0.189             0.302              3         (99,53) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.305              3         (104,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.865             554       (104,53) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.383 (required time - arrival time)                                                                                              
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.139

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             3935       (98,50)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              5         (98,50) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]                            net         0.186             0.299              5         (98,50) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.302              5         (103,50)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:116, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.865             554       (103,50) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.375 (required time - arrival time)                                                                                              
Delay         : 0.178                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.294
--------------------------------------
End-of-path arrival time       : 2.131

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:3, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             3935       (3,14) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|Q                   ff          0.113             0.113              3          (3,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]                        net         0.178             0.291              3          (3,14)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.294              3          (8,14)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:145
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.865             554       (8,14)   

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.368 (required time - arrival time)                                                                                              
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.124

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                    inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                    net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:110, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             3935       (110,60)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3         (110,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]                        net         0.171             0.284              3         (110,60)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.287              3         (110,55)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.865             554       (110,55) 

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CE                 srl8         0.091             6.735              41       (159,52) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,52)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CE                 srl8         0.091             6.735              41       (159,53) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,53)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CE                 srl8         0.091             6.735              41       (159,57) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,57)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CE                 srl8         0.091             6.735              41       (159,55) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,55)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst|CE                 srl8         0.091             6.735              41       (159,58) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,58)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                 srl8         0.091             6.735              41       (159,56) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,56)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CE                 srl8         0.091             6.735              41       (159,54) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,54)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.572 (required time - arrival time)                                                                                                  
Delay         : 6.531                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.735
--------------------------------------
End-of-path arrival time       : 8.572

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          1.085             6.644              41       (137,63) 
   Routing elements:
      Manhattan distance of X:22, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst|CE                 srl8         0.091             6.735              41       (159,59) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             3935       (159,59)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.675 (required time - arrival time)                                                                                                  
Delay         : 6.428                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.632
--------------------------------------
End-of-path arrival time       : 8.469

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          0.982             6.541              41       (137,63) 
   Routing elements:
      Manhattan distance of X:13, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CE                 srl8         0.091             6.632              41       (150,65) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:150, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             3935       (150,65)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CE               
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.675 (required time - arrival time)                                                                                                  
Delay         : 6.428                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.632
--------------------------------------
End-of-path arrival time       : 8.469

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             3935      (0,162)  
clk_sys                                                                                                                                   net          1.727             1.837             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             3935      (129,209)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (129,209)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.717             0.830               4       (129,209)
   Routing elements:
      Manhattan distance of X:14, Y:66
LUT__28378|in[1]                                                                                                                        lut          0.054             0.884               4       (115,143)
LUT__28378|out                                                                                                                          lut          0.000             0.884               3       (115,143)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n3                                    net          0.313             1.197               3       (115,143)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__28379|in[0]                                                                                                                        lut          0.054             1.251               3       (116,138)
LUT__28379|out                                                                                                                          lut          0.000             1.251               3       (116,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n4                                    net          0.094             1.345               3       (116,138)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28380|in[0]                                                                                                                        lut          0.054             1.399               3       (115,138)
LUT__28380|out                                                                                                                          lut          0.000             1.399               3       (115,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n5                                    net          0.095             1.494               3       (115,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__28381|in[0]                                                                                                                        lut          0.054             1.548               3       (115,133)
LUT__28381|out                                                                                                                          lut          0.000             1.548               3       (115,133)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n6                                    net          0.227             1.775               3       (115,133)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__28382|in[0]                                                                                                                        lut          0.055             1.830               3       (111,131)
LUT__28382|out                                                                                                                          lut          0.000             1.830               3       (111,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n7                                    net          0.053             1.883               3       (111,131)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28383|in[0]                                                                                                                        lut          0.055             1.938               3       (111,130)
LUT__28383|out                                                                                                                          lut          0.000             1.938               2       (111,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/n8                                    net          0.149             2.087               2       (111,130)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.048             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.135               2       (111,134)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n2                              net          0.000             2.135               2       (111,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.022             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.157               2       (111,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n4                              net          0.000             2.157               2       (111,135)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.022             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.179               2       (111,136)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n6                              net          0.000             2.179               2       (111,136)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.022             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.201               2       (111,137)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n8                              net          0.000             2.201               2       (111,137)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.022             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.223               2       (111,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/n10                             net          0.000             2.223               2       (111,138)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.307               2       (111,139)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar_io_pushOccupancy[5]                          net          0.392             2.699               2       (111,139)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__27534|in[0]                                                                                                                        lut          0.055             2.754               2       (111,132)
LUT__27534|out                                                                                                                          lut          0.000             2.754               2       (111,132)
n12145                                                                                                                                  net          0.220             2.974               2       (111,132)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__27535|in[1]                                                                                                                        lut          0.055             3.029               2       (111,118)
LUT__27535|out                                                                                                                          lut          0.000             3.029               8       (111,118)
n12146                                                                                                                                  net          0.641             3.670               8       (111,118)
   Routing elements:
      Manhattan distance of X:13, Y:51
LUT__27627|in[2]                                                                                                                        lut          0.054             3.724               8       (124,67) 
LUT__27627|out                                                                                                                          lut          0.000             3.724               2       (124,67) 
n12218                                                                                                                                  net          0.368             4.092               2       (124,67) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__27628|in[0]                                                                                                                        lut          0.054             4.146               2       (118,62) 
LUT__27628|out                                                                                                                          lut          0.000             4.146               5       (118,62) 
n12219                                                                                                                                  net          0.630             4.776               5       (118,62) 
   Routing elements:
      Manhattan distance of X:7, Y:12
LUT__27629|in[0]                                                                                                                        lut          0.055             4.831               5       (111,74) 
LUT__27629|out                                                                                                                          lut          0.000             4.831             143       (111,74) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En                                                 net          0.674             5.505             143       (111,74) 
   Routing elements:
      Manhattan distance of X:26, Y:11
LUT__28119|in[1]                                                                                                                        lut          0.054             5.559             143       (137,63) 
LUT__28119|out                                                                                                                          lut          0.000             5.559              41       (137,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En                                           net          0.982             6.541              41       (137,63) 
   Routing elements:
      Manhattan distance of X:13, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CE                 srl8         0.091             6.632              41       (150,66) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                     inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                     net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:150, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             3935       (150,66)

################################################################################
Path Detail Report (clk_pixel vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_rst~FF|CLK                                                                                                                         
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR
Launch Clock  : clk_pixel (RISE)                                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                                       
Slack         : -1.214 (required time - arrival time)                                                                                                                
Delay         : 0.909                                                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 1.113
--------------------------------------
End-of-path arrival time       : 2.942

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:89, Y:93
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (89,66)

Data Path
                                                                        name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================
u_axi4_ctrl/rfifo_rst~FF|Q                                                                                                                                ff          0.113             0.113              2         (89,66) 
u_axi4_ctrl/rfifo_rst                                                                                                                                     net         0.396             0.509              2         (89,66) 
   Routing elements:
      Manhattan distance of X:31, Y:25
LUT__32287|in[0]                                                                                                                                          lut         0.055             0.564              2         (120,91)
LUT__32287|out                                                                                                                                            lut         0.000             0.564              6         (120,91)
u_axi4_ctrl/w_rfifo_rst                                                                                                                                   net         0.458             1.022              5         (120,91)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR     ff          0.091             1.113              6         (120,86)

Capture Clock Path
                                                                         name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================
clk_sys                                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                   inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                                                                                                   net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:76
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK    ff           0.000             1.837             3935       (120,86)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_rst~FF|CLK                                         
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF|SR
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_sys (RISE)                                                       
Slack         : -1.214 (required time - arrival time)                                
Delay         : 0.909                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 1.113
--------------------------------------
End-of-path arrival time       : 2.942

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:89, Y:93
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (89,66)

Data Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
u_axi4_ctrl/rfifo_rst~FF|Q                                                ff          0.113             0.113              2         (89,66) 
u_axi4_ctrl/rfifo_rst                                                     net         0.396             0.509              2         (89,66) 
   Routing elements:
      Manhattan distance of X:31, Y:25
LUT__32287|in[0]                                                          lut         0.055             0.564              2         (120,91)
LUT__32287|out                                                            lut         0.000             0.564              6         (120,91)
u_axi4_ctrl/w_rfifo_rst                                                   net         0.458             1.022              5         (120,91)
   Routing elements:
      Manhattan distance of X:0, Y:4
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF|SR     ff          0.091             1.113              6         (120,87)

Capture Clock Path
                                 name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================
clk_sys                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                   inpad        0.110             0.110             3935       (0,162) 
clk_sys                                                                   net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:75
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF|CLK    ff           0.000             1.837             3935       (120,87)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_rst~FF|CLK         
Path End      : u_axi4_ctrl/r_rfifo_rst~FF|D         
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_sys (RISE)                       
Slack         : -0.668 (required time - arrival time)
Delay         : 0.451                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.567
--------------------------------------
End-of-path arrival time       : 2.396

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:89, Y:93
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (89,66)

Data Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
u_axi4_ctrl/rfifo_rst~FF|Q       ff          0.113             0.113              2         (89,66) 
u_axi4_ctrl/rfifo_rst            net         0.396             0.509              2         (89,66) 
   Routing elements:
      Manhattan distance of X:31, Y:25
LUT__32287|in[0]                 lut         0.055             0.564              2         (120,91)
LUT__32287|out                   lut         0.000             0.564              6         (120,91)
u_axi4_ctrl/r_rfifo_rst~FF|D     ff          0.003             0.567              6         (120,91)

Capture Clock Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
clk_sys                           inpad        0.000             0.000                0       (0,162) 
clk_sys                           inpad        0.110             0.110             3935       (0,162) 
clk_sys                           net          1.727             1.837             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:71
u_axi4_ctrl/r_rfifo_rst~FF|CLK    ff           0.000             1.837             3935       (120,91)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.408 (required time - arrival time)                                                                             
Delay         : 0.191                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 2.136

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.829             211        (64,48)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                  ff          0.113             0.113              2         (64,48)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]                       net         0.191             0.304              2         (64,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D     ff          0.003             0.307              2         (69,48)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:69, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.837             3935       (69,48)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.403 (required time - arrival time)                                                                             
Delay         : 0.186                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.131

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:62, Y:104
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.829             211        (62,55)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                  ff          0.113             0.113              2         (62,55)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]                       net         0.186             0.299              2         (62,55)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D     ff          0.003             0.302              2         (67,55)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:67, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.837             3935       (67,55)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                   
Capture Clock : clk_sys (RISE)                                                                                                     
Slack         : -0.394 (required time - arrival time)                                                                              
Delay         : 0.177                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.122

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                   net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK    ff           0.000             1.829             211        (65,67)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|Q                  ff          0.113             0.113              2         (65,67)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]                       net         0.177             0.290              2         (65,67)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|D     ff          0.003             0.293              2         (70,67)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                  inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                  net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:70, Y:95
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|CLK    ff           0.000             1.837             3935       (70,67)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.394 (required time - arrival time)                                                                             
Delay         : 0.177                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.122

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.829             211        (57,60)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                  ff          0.113             0.113              2         (57,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]                       net         0.177             0.290              2         (57,60)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D     ff          0.003             0.293              2         (62,60)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:62, Y:102
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.837             3935       (62,60)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.394 (required time - arrival time)                                                                             
Delay         : 0.177                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.122

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.829             211        (65,61)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|Q                  ff          0.113             0.113              2         (65,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]                       net         0.177             0.290              2         (65,61)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D     ff          0.003             0.293              2         (70,61)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:70, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.837             3935       (70,61)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.394 (required time - arrival time)                                                                             
Delay         : 0.177                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.122

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:66, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.829             211        (66,60)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                  ff          0.113             0.113              2         (66,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]                       net         0.177             0.290              2         (66,60)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D     ff          0.003             0.293              2         (71,60)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:102
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.837             3935       (71,60)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.392 (required time - arrival time)                                                                             
Delay         : 0.175                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.291
--------------------------------------
End-of-path arrival time       : 2.120

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:97
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.829             211        (69,62)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|Q                  ff          0.113             0.113              2         (69,62)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]                       net         0.175             0.288              2         (69,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D     ff          0.003             0.291              2         (69,57)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             3935       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             3935       (0,162)
   Routing elements:
      Manhattan distance of X:69, Y:105
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|CLK    ff           0.000             1.837             3935       (69,57)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.809 (required time - arrival time)
Delay         : 5.406                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.522
--------------------------------------
End-of-path arrival time       : 7.351

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.178             1.396               4        (52,275)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30222|in[0]                      lut          0.054             1.450               4        (49,274)
LUT__30222|out                        lut          0.000             1.450               3        (49,274)
n13311                                net          0.162             1.612               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.666               3        (47,273)
LUT__30228|out                        lut          0.000             1.666               2        (47,273)
n13317                                net          0.269             1.935               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.989               2        (50,275)
LUT__30231|out                        lut          0.000             1.989              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.656              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.710              22        (55,276)
LUT__30234|out                        lut          0.000             2.710               4        (55,276)
n13321                                net          0.452             3.162               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.217               4        (60,273)
LUT__30238|out                        lut          0.000             3.217               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.359               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.413               5        (62,278)
LUT__30239|out                        lut          0.000             3.413               4        (62,278)
n13325                                net          0.299             3.712               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.766               4        (64,279)
LUT__30245|out                        lut          0.000             3.766               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.053               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.020             4.073               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             4.073               2        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             4.073               2        (60,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             4.157               2        (60,280)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             4.157               3        (60,280)
u_rgb2dvi/enc_2/n138                  net          0.191             4.348               3        (60,280)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.020             4.368               3        (57,280)
u_rgb2dvi/enc_2/add_75/i4|CO          adder        0.000             4.368               2        (57,280)
u_rgb2dvi/enc_2/add_75/n8             net          0.000             4.368               2        (57,280)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i5|CI          adder        0.084             4.452               2        (57,281)
u_rgb2dvi/enc_2/add_75/i5|O           adder        0.000             4.452               2        (57,281)
u_rgb2dvi/enc_2/n194                  net          0.323             4.775               2        (57,281)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__30249|in[0]                      lut          0.054             4.829               2        (55,283)
LUT__30249|out                        lut          0.000             4.829               2        (55,283)
n13330                                net          0.190             5.019               2        (55,283)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30253|in[0]                      lut          0.054             5.073               2        (55,282)
LUT__30253|out                        lut          0.000             5.073               2        (55,282)
u_rgb2dvi/enc_2/acc_add[4]            net          0.392             5.465               2        (55,282)
   Routing elements:
      Manhattan distance of X:30, Y:2
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.054             5.519               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.519               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.522               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.819 (required time - arrival time)
Delay         : 5.396                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.512
--------------------------------------
End-of-path arrival time       : 7.341

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.178             1.396               4        (52,275)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30222|in[0]                      lut          0.054             1.450               4        (49,274)
LUT__30222|out                        lut          0.000             1.450               3        (49,274)
n13311                                net          0.162             1.612               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.666               3        (47,273)
LUT__30228|out                        lut          0.000             1.666               2        (47,273)
n13317                                net          0.269             1.935               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.989               2        (50,275)
LUT__30231|out                        lut          0.000             1.989              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.656              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.710              22        (55,276)
LUT__30234|out                        lut          0.000             2.710               4        (55,276)
n13321                                net          0.452             3.162               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.217               4        (60,273)
LUT__30238|out                        lut          0.000             3.217               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.359               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.413               5        (62,278)
LUT__30239|out                        lut          0.000             3.413               4        (62,278)
n13325                                net          0.299             3.712               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.766               4        (64,279)
LUT__30245|out                        lut          0.000             3.766               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.053               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.055             4.108               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             4.108               3        (60,279)
u_rgb2dvi/enc_2/n139                  net          0.159             4.267               3        (60,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.055             4.322               3        (57,279)
u_rgb2dvi/enc_2/add_75/i3|O           adder        0.000             4.322               2        (57,279)
u_rgb2dvi/enc_2/n196                  net          0.201             4.523               2        (57,279)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__30258|in[0]                      lut          0.055             4.578               2        (57,284)
LUT__30258|out                        lut          0.000             4.578               2        (57,284)
n13337                                net          0.164             4.742               2        (57,284)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30259|in[0]                      lut          0.055             4.797               2        (57,282)
LUT__30259|out                        lut          0.000             4.797               2        (57,282)
u_rgb2dvi/enc_2/acc_add[2]            net          0.557             5.354               2        (57,282)
   Routing elements:
      Manhattan distance of X:28, Y:4
u_rgb2dvi/enc_2/add_105/i3|I1         adder        0.050             5.404               2        (85,278)
u_rgb2dvi/enc_2/add_105/i3|CO         adder        0.000             5.404               2        (85,278)
u_rgb2dvi/enc_2/add_105/n6            net          0.000             5.404               2        (85,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i4|CI         adder        0.021             5.425               2        (85,279)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.425               2        (85,279)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             5.425               2        (85,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.509               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.509               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.512               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[3]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.840 (required time - arrival time)
Delay         : 5.375                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.491
--------------------------------------
End-of-path arrival time       : 7.320

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.178             1.396               4        (52,275)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30222|in[0]                      lut          0.054             1.450               4        (49,274)
LUT__30222|out                        lut          0.000             1.450               3        (49,274)
n13311                                net          0.162             1.612               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.666               3        (47,273)
LUT__30228|out                        lut          0.000             1.666               2        (47,273)
n13317                                net          0.269             1.935               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.989               2        (50,275)
LUT__30231|out                        lut          0.000             1.989              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.656              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.710              22        (55,276)
LUT__30234|out                        lut          0.000             2.710               4        (55,276)
n13321                                net          0.452             3.162               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.217               4        (60,273)
LUT__30238|out                        lut          0.000             3.217               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.359               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.413               5        (62,278)
LUT__30239|out                        lut          0.000             3.413               4        (62,278)
n13325                                net          0.299             3.712               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.766               4        (64,279)
LUT__30245|out                        lut          0.000             3.766               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.053               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.055             4.108               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             4.108               3        (60,279)
u_rgb2dvi/enc_2/n139                  net          0.159             4.267               3        (60,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.055             4.322               3        (57,279)
u_rgb2dvi/enc_2/add_75/i3|O           adder        0.000             4.322               2        (57,279)
u_rgb2dvi/enc_2/n196                  net          0.201             4.523               2        (57,279)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__30258|in[0]                      lut          0.055             4.578               2        (57,284)
LUT__30258|out                        lut          0.000             4.578               2        (57,284)
n13337                                net          0.164             4.742               2        (57,284)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30259|in[0]                      lut          0.055             4.797               2        (57,282)
LUT__30259|out                        lut          0.000             4.797               2        (57,282)
u_rgb2dvi/enc_2/acc_add[2]            net          0.557             5.354               2        (57,282)
   Routing elements:
      Manhattan distance of X:28, Y:4
u_rgb2dvi/enc_2/add_105/i3|I1         adder        0.050             5.404               2        (85,278)
u_rgb2dvi/enc_2/add_105/i3|CO         adder        0.000             5.404               2        (85,278)
u_rgb2dvi/enc_2/add_105/n6            net          0.000             5.404               2        (85,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i4|CI         adder        0.084             5.488               2        (85,279)
u_rgb2dvi/enc_2/add_105/i4|O          adder        0.000             5.488               2        (85,279)
u_rgb2dvi/enc_2/acc[3]~FF|D           ff           0.003             5.491               2        (85,279)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:120
u_rgb2dvi/enc_2/acc[3]~FF|CLK    ff           0.000             1.829             211        (85,279)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.841 (required time - arrival time)
Delay         : 5.374                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.490
--------------------------------------
End-of-path arrival time       : 7.319

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.178             1.396               4        (52,275)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30222|in[0]                      lut          0.054             1.450               4        (49,274)
LUT__30222|out                        lut          0.000             1.450               3        (49,274)
n13311                                net          0.162             1.612               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.666               3        (47,273)
LUT__30228|out                        lut          0.000             1.666               2        (47,273)
n13317                                net          0.269             1.935               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.989               2        (50,275)
LUT__30231|out                        lut          0.000             1.989              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.656              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.710              22        (55,276)
LUT__30234|out                        lut          0.000             2.710               4        (55,276)
n13321                                net          0.452             3.162               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.217               4        (60,273)
LUT__30238|out                        lut          0.000             3.217               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.359               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.413               5        (62,278)
LUT__30239|out                        lut          0.000             3.413               4        (62,278)
n13325                                net          0.299             3.712               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.766               4        (64,279)
LUT__30245|out                        lut          0.000             3.766               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.199             3.965               3        (64,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.050             4.015               3        (61,279)
u_rgb2dvi/enc_2/sub_50/add_2/i3|CO    adder        0.000             4.015               2        (61,279)
u_rgb2dvi/enc_2/sub_50/add_2/n6       net          0.000             4.015               2        (61,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_50/add_2/i4|CI    adder        0.084             4.099               2        (61,280)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             4.099               3        (61,280)
u_rgb2dvi/enc_2/n131                  net          0.224             4.323               3        (61,280)
   Routing elements:
      Manhattan distance of X:5, Y:5
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.054             4.377               3        (56,285)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             4.377               2        (56,285)
u_rgb2dvi/enc_2/n211                  net          0.311             4.688               2        (56,285)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__30255|in[1]                      lut          0.054             4.742               2        (58,282)
LUT__30255|out                        lut          0.000             4.742               2        (58,282)
n13335                                net          0.053             4.795               2        (58,282)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30256|in[0]                      lut          0.054             4.849               2        (58,281)
LUT__30256|out                        lut          0.000             4.849               2        (58,281)
u_rgb2dvi/enc_2/acc_add[3]            net          0.504             5.353               2        (58,281)
   Routing elements:
      Manhattan distance of X:27, Y:2
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             5.403               2        (85,279)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.403               2        (85,279)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             5.403               2        (85,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.487               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.487               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.490               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.844 (required time - arrival time)
Delay         : 5.371                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.487
--------------------------------------
End-of-path arrival time       : 7.316

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.252             1.470               4        (52,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30227|in[0]                      lut          0.054             1.524               4        (47,274)
LUT__30227|out                        lut          0.000             1.524               2        (47,274)
n13316                                net          0.053             1.577               2        (47,274)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30228|in[1]                      lut          0.054             1.631               2        (47,273)
LUT__30228|out                        lut          0.000             1.631               2        (47,273)
n13317                                net          0.269             1.900               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.954               2        (50,275)
LUT__30231|out                        lut          0.000             1.954              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.621              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.675              22        (55,276)
LUT__30234|out                        lut          0.000             2.675               4        (55,276)
n13321                                net          0.452             3.127               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.182               4        (60,273)
LUT__30238|out                        lut          0.000             3.182               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.324               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.378               5        (62,278)
LUT__30239|out                        lut          0.000             3.378               4        (62,278)
n13325                                net          0.299             3.677               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.731               4        (64,279)
LUT__30245|out                        lut          0.000             3.731               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.018               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.020             4.038               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             4.038               2        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             4.038               2        (60,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             4.122               2        (60,280)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             4.122               3        (60,280)
u_rgb2dvi/enc_2/n138                  net          0.191             4.313               3        (60,280)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.020             4.333               3        (57,280)
u_rgb2dvi/enc_2/add_75/i4|CO          adder        0.000             4.333               2        (57,280)
u_rgb2dvi/enc_2/add_75/n8             net          0.000             4.333               2        (57,280)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i5|CI          adder        0.084             4.417               2        (57,281)
u_rgb2dvi/enc_2/add_75/i5|O           adder        0.000             4.417               2        (57,281)
u_rgb2dvi/enc_2/n194                  net          0.323             4.740               2        (57,281)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__30249|in[0]                      lut          0.054             4.794               2        (55,283)
LUT__30249|out                        lut          0.000             4.794               2        (55,283)
n13330                                net          0.190             4.984               2        (55,283)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30253|in[0]                      lut          0.054             5.038               2        (55,282)
LUT__30253|out                        lut          0.000             5.038               2        (55,282)
u_rgb2dvi/enc_2/acc_add[4]            net          0.392             5.430               2        (55,282)
   Routing elements:
      Manhattan distance of X:30, Y:2
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.054             5.484               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.484               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.487               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.845 (required time - arrival time)
Delay         : 5.370                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.486
--------------------------------------
End-of-path arrival time       : 7.315

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.178             1.396               4        (52,275)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30222|in[0]                      lut          0.054             1.450               4        (49,274)
LUT__30222|out                        lut          0.000             1.450               3        (49,274)
n13311                                net          0.162             1.612               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.666               3        (47,273)
LUT__30228|out                        lut          0.000             1.666               2        (47,273)
n13317                                net          0.269             1.935               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.989               2        (50,275)
LUT__30231|out                        lut          0.000             1.989              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.656              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.710              22        (55,276)
LUT__30234|out                        lut          0.000             2.710               4        (55,276)
n13321                                net          0.452             3.162               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.217               4        (60,273)
LUT__30238|out                        lut          0.000             3.217               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.359               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.413               5        (62,278)
LUT__30239|out                        lut          0.000             3.413               4        (62,278)
n13325                                net          0.299             3.712               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.766               4        (64,279)
LUT__30245|out                        lut          0.000             3.766               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.199             3.965               3        (64,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.054             4.019               3        (61,279)
u_rgb2dvi/enc_2/sub_50/add_2/i3|O     adder        0.000             4.019               3        (61,279)
u_rgb2dvi/enc_2/n132                  net          0.225             4.244               3        (61,279)
   Routing elements:
      Manhattan distance of X:5, Y:5
u_rgb2dvi/enc_2/sub_79/add_2/i3|I0    adder        0.045             4.289               3        (56,284)
u_rgb2dvi/enc_2/sub_79/add_2/i3|CO    adder        0.000             4.289               2        (56,284)
u_rgb2dvi/enc_2/sub_79/add_2/n6       net          0.000             4.289               2        (56,284)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_79/add_2/i4|CI    adder        0.084             4.373               2        (56,285)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             4.373               2        (56,285)
u_rgb2dvi/enc_2/n211                  net          0.311             4.684               2        (56,285)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__30255|in[1]                      lut          0.054             4.738               2        (58,282)
LUT__30255|out                        lut          0.000             4.738               2        (58,282)
n13335                                net          0.053             4.791               2        (58,282)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30256|in[0]                      lut          0.054             4.845               2        (58,281)
LUT__30256|out                        lut          0.000             4.845               2        (58,281)
u_rgb2dvi/enc_2/acc_add[3]            net          0.504             5.349               2        (58,281)
   Routing elements:
      Manhattan distance of X:27, Y:2
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             5.399               2        (85,279)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.399               2        (85,279)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             5.399               2        (85,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.483               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.483               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.486               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.845 (required time - arrival time)
Delay         : 5.370                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.486
--------------------------------------
End-of-path arrival time       : 7.315

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.523             0.636               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:18
LUT__30220|in[2]                      lut          0.054             0.690               5        (53,272)
LUT__30220|out                        lut          0.000             0.690               4        (53,272)
n13309                                net          0.410             1.100               4        (53,272)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__30221|in[0]                      lut          0.055             1.155               4        (51,270)
LUT__30221|out                        lut          0.000             1.155               3        (51,270)
n13310                                net          0.205             1.360               3        (51,270)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30222|in[3]                      lut          0.054             1.414               3        (49,274)
LUT__30222|out                        lut          0.000             1.414               3        (49,274)
n13311                                net          0.162             1.576               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.630               3        (47,273)
LUT__30228|out                        lut          0.000             1.630               2        (47,273)
n13317                                net          0.269             1.899               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.953               2        (50,275)
LUT__30231|out                        lut          0.000             1.953              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.620              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.674              22        (55,276)
LUT__30234|out                        lut          0.000             2.674               4        (55,276)
n13321                                net          0.452             3.126               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.181               4        (60,273)
LUT__30238|out                        lut          0.000             3.181               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.323               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.377               5        (62,278)
LUT__30239|out                        lut          0.000             3.377               4        (62,278)
n13325                                net          0.299             3.676               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.730               4        (64,279)
LUT__30245|out                        lut          0.000             3.730               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.017               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.020             4.037               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             4.037               2        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             4.037               2        (60,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             4.121               2        (60,280)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             4.121               3        (60,280)
u_rgb2dvi/enc_2/n138                  net          0.191             4.312               3        (60,280)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.020             4.332               3        (57,280)
u_rgb2dvi/enc_2/add_75/i4|CO          adder        0.000             4.332               2        (57,280)
u_rgb2dvi/enc_2/add_75/n8             net          0.000             4.332               2        (57,280)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i5|CI          adder        0.084             4.416               2        (57,281)
u_rgb2dvi/enc_2/add_75/i5|O           adder        0.000             4.416               2        (57,281)
u_rgb2dvi/enc_2/n194                  net          0.323             4.739               2        (57,281)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__30249|in[0]                      lut          0.054             4.793               2        (55,283)
LUT__30249|out                        lut          0.000             4.793               2        (55,283)
n13330                                net          0.190             4.983               2        (55,283)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30253|in[0]                      lut          0.054             5.037               2        (55,282)
LUT__30253|out                        lut          0.000             5.037               2        (55,282)
u_rgb2dvi/enc_2/acc_add[4]            net          0.392             5.429               2        (55,282)
   Routing elements:
      Manhattan distance of X:30, Y:2
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.054             5.483               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.483               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.486               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.847 (required time - arrival time)
Delay         : 5.368                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.484
--------------------------------------
End-of-path arrival time       : 7.313

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:86
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (52,245)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               4        (52,245)
w_rgb_data_o[20]                      net          0.618             0.731               4        (52,245)
   Routing elements:
      Manhattan distance of X:1, Y:28
LUT__30218|in[2]                      lut          0.054             0.785               4        (53,273)
LUT__30218|out                        lut          0.000             0.785               6        (53,273)
n13307                                net          0.341             1.126               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.180               6        (52,275)
LUT__30219|out                        lut          0.000             1.180               4        (52,275)
n13308                                net          0.178             1.358               4        (52,275)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30222|in[0]                      lut          0.054             1.412               4        (49,274)
LUT__30222|out                        lut          0.000             1.412               3        (49,274)
n13311                                net          0.162             1.574               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.628               3        (47,273)
LUT__30228|out                        lut          0.000             1.628               2        (47,273)
n13317                                net          0.269             1.897               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.951               2        (50,275)
LUT__30231|out                        lut          0.000             1.951              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.618              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.672              22        (55,276)
LUT__30234|out                        lut          0.000             2.672               4        (55,276)
n13321                                net          0.452             3.124               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.179               4        (60,273)
LUT__30238|out                        lut          0.000             3.179               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.321               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.375               5        (62,278)
LUT__30239|out                        lut          0.000             3.375               4        (62,278)
n13325                                net          0.299             3.674               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.728               4        (64,279)
LUT__30245|out                        lut          0.000             3.728               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.015               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.020             4.035               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             4.035               2        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             4.035               2        (60,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             4.119               2        (60,280)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             4.119               3        (60,280)
u_rgb2dvi/enc_2/n138                  net          0.191             4.310               3        (60,280)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.020             4.330               3        (57,280)
u_rgb2dvi/enc_2/add_75/i4|CO          adder        0.000             4.330               2        (57,280)
u_rgb2dvi/enc_2/add_75/n8             net          0.000             4.330               2        (57,280)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i5|CI          adder        0.084             4.414               2        (57,281)
u_rgb2dvi/enc_2/add_75/i5|O           adder        0.000             4.414               2        (57,281)
u_rgb2dvi/enc_2/n194                  net          0.323             4.737               2        (57,281)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__30249|in[0]                      lut          0.054             4.791               2        (55,283)
LUT__30249|out                        lut          0.000             4.791               2        (55,283)
n13330                                net          0.190             4.981               2        (55,283)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30253|in[0]                      lut          0.054             5.035               2        (55,282)
LUT__30253|out                        lut          0.000             5.035               2        (55,282)
u_rgb2dvi/enc_2/acc_add[4]            net          0.392             5.427               2        (55,282)
   Routing elements:
      Manhattan distance of X:30, Y:2
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.054             5.481               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.481               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.484               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.854 (required time - arrival time)
Delay         : 5.361                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.477
--------------------------------------
End-of-path arrival time       : 7.306

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.656             0.769               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__30218|in[1]                      lut          0.054             0.823               5        (53,273)
LUT__30218|out                        lut          0.000             0.823               6        (53,273)
n13307                                net          0.341             1.164               6        (53,273)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30219|in[1]                      lut          0.054             1.218               6        (52,275)
LUT__30219|out                        lut          0.000             1.218               4        (52,275)
n13308                                net          0.252             1.470               4        (52,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30227|in[0]                      lut          0.054             1.524               4        (47,274)
LUT__30227|out                        lut          0.000             1.524               2        (47,274)
n13316                                net          0.053             1.577               2        (47,274)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30228|in[1]                      lut          0.054             1.631               2        (47,273)
LUT__30228|out                        lut          0.000             1.631               2        (47,273)
n13317                                net          0.269             1.900               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.954               2        (50,275)
LUT__30231|out                        lut          0.000             1.954              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.621              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.675              22        (55,276)
LUT__30234|out                        lut          0.000             2.675               4        (55,276)
n13321                                net          0.452             3.127               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.182               4        (60,273)
LUT__30238|out                        lut          0.000             3.182               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.324               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.378               5        (62,278)
LUT__30239|out                        lut          0.000             3.378               4        (62,278)
n13325                                net          0.299             3.677               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.731               4        (64,279)
LUT__30245|out                        lut          0.000             3.731               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.018               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.055             4.073               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             4.073               3        (60,279)
u_rgb2dvi/enc_2/n139                  net          0.159             4.232               3        (60,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.055             4.287               3        (57,279)
u_rgb2dvi/enc_2/add_75/i3|O           adder        0.000             4.287               2        (57,279)
u_rgb2dvi/enc_2/n196                  net          0.201             4.488               2        (57,279)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__30258|in[0]                      lut          0.055             4.543               2        (57,284)
LUT__30258|out                        lut          0.000             4.543               2        (57,284)
n13337                                net          0.164             4.707               2        (57,284)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30259|in[0]                      lut          0.055             4.762               2        (57,282)
LUT__30259|out                        lut          0.000             4.762               2        (57,282)
u_rgb2dvi/enc_2/acc_add[2]            net          0.557             5.319               2        (57,282)
   Routing elements:
      Manhattan distance of X:28, Y:4
u_rgb2dvi/enc_2/add_105/i3|I1         adder        0.050             5.369               2        (85,278)
u_rgb2dvi/enc_2/add_105/i3|CO         adder        0.000             5.369               2        (85,278)
u_rgb2dvi/enc_2/add_105/n6            net          0.000             5.369               2        (85,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i4|CI         adder        0.021             5.390               2        (85,279)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.390               2        (85,279)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             5.390               2        (85,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.474               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.474               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.477               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[18]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.855 (required time - arrival time)
Delay         : 5.360                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.476
--------------------------------------
End-of-path arrival time       : 7.305

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:52, Y:95
w_rgb_data_o[18]~FF|CLK    ff           0.000             1.829             211        (52,254)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[18]~FF|Q                 ff           0.113             0.113               5        (52,254)
w_rgb_data_o[18]                      net          0.523             0.636               5        (52,254)
   Routing elements:
      Manhattan distance of X:1, Y:18
LUT__30220|in[2]                      lut          0.054             0.690               5        (53,272)
LUT__30220|out                        lut          0.000             0.690               4        (53,272)
n13309                                net          0.410             1.100               4        (53,272)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__30221|in[0]                      lut          0.055             1.155               4        (51,270)
LUT__30221|out                        lut          0.000             1.155               3        (51,270)
n13310                                net          0.205             1.360               3        (51,270)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30222|in[3]                      lut          0.054             1.414               3        (49,274)
LUT__30222|out                        lut          0.000             1.414               3        (49,274)
n13311                                net          0.162             1.576               3        (49,274)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30228|in[2]                      lut          0.054             1.630               3        (47,273)
LUT__30228|out                        lut          0.000             1.630               2        (47,273)
n13317                                net          0.269             1.899               2        (47,273)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__30231|in[2]                      lut          0.054             1.953               2        (50,275)
LUT__30231|out                        lut          0.000             1.953              22        (50,275)
u_rgb2dvi/enc_2/n103                  net          0.667             2.620              21        (50,275)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30234|in[0]                      lut          0.054             2.674              22        (55,276)
LUT__30234|out                        lut          0.000             2.674               4        (55,276)
n13321                                net          0.452             3.126               4        (55,276)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30238|in[3]                      lut          0.055             3.181               4        (60,273)
LUT__30238|out                        lut          0.000             3.181               5        (60,273)
u_rgb2dvi/enc_2/sub_19/n5             net          0.142             3.323               5        (60,273)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30239|in[0]                      lut          0.054             3.377               5        (62,278)
LUT__30239|out                        lut          0.000             3.377               4        (62,278)
n13325                                net          0.299             3.676               4        (62,278)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30245|in[0]                      lut          0.054             3.730               4        (64,279)
LUT__30245|out                        lut          0.000             3.730               3        (64,279)
u_rgb2dvi/enc_2/n617                  net          0.287             4.017               3        (64,279)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.055             4.072               3        (60,279)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             4.072               3        (60,279)
u_rgb2dvi/enc_2/n139                  net          0.159             4.231               3        (60,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.055             4.286               3        (57,279)
u_rgb2dvi/enc_2/add_75/i3|O           adder        0.000             4.286               2        (57,279)
u_rgb2dvi/enc_2/n196                  net          0.201             4.487               2        (57,279)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__30258|in[0]                      lut          0.055             4.542               2        (57,284)
LUT__30258|out                        lut          0.000             4.542               2        (57,284)
n13337                                net          0.164             4.706               2        (57,284)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30259|in[0]                      lut          0.055             4.761               2        (57,282)
LUT__30259|out                        lut          0.000             4.761               2        (57,282)
u_rgb2dvi/enc_2/acc_add[2]            net          0.557             5.318               2        (57,282)
   Routing elements:
      Manhattan distance of X:28, Y:4
u_rgb2dvi/enc_2/add_105/i3|I1         adder        0.050             5.368               2        (85,278)
u_rgb2dvi/enc_2/add_105/i3|CO         adder        0.000             5.368               2        (85,278)
u_rgb2dvi/enc_2/add_105/n6            net          0.000             5.368               2        (85,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i4|CI         adder        0.021             5.389               2        (85,279)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.389               2        (85,279)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             5.389               2        (85,279)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.473               2        (85,280)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.473               2        (85,280)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.476               2        (85,280)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:121
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (85,280)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[7] 
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.030 (arrival time - required time)                                                                         
Delay         : 0.139                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.100
--------------------------------------
End-of-path arrival time       : 1.257

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
core_clk                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]~FF|CLK    ff           0.000             1.157             743       (151,69) 

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]~FF|Q  ff               0.072            0.072              2         (151,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]       net              0.139            0.211              2         (151,69)
   Routing elements:
      Manhattan distance of X:4, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[7] ram_8192x20     -0.111            0.100              2         (147,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (147,62) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[0]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.034 (arrival time - required time)                                                                         
Delay         : 0.143                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.261

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF|CLK    ff           0.000             1.157             743       (167,62) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF|Q         ff               0.072            0.072              2         (167,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs              net              0.143            0.215              2         (167,62)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[0] ram_8192x20     -0.111            0.104              2         (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,62) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[6]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.034 (arrival time - required time)                                                                         
Delay         : 0.143                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.261

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                      inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                      net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF|CLK    ff           0.000             1.157             743       (167,68) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF|Q      ff               0.072            0.072              2         (167,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]           net              0.143            0.215              2         (167,68)
   Routing elements:
      Manhattan distance of X:4, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[6] ram_8192x20     -0.111            0.104              2         (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,62) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[0]            
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.052 (arrival time - required time)                                                                                
Delay         : 0.143                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.122
--------------------------------------
End-of-path arrival time       : 1.279

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]~FF|CLK    ff           0.000             1.157             743       (167,51) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]~FF|Q ff               0.072            0.072              5         (167,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]      net              0.143            0.215              5         (167,51)
   Routing elements:
      Manhattan distance of X:4, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[0]           ram_8192x20     -0.093            0.122              5         (171,42)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                             inpad           0.000             0.000               0       (219,164)
core_clk                                                                                             inpad           0.070             0.070             743       (219,164)
core_clk                                                                                             net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WCLK ram_8192x20     0.000             1.157             743       (171,42) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][14]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.054 (arrival time - required time)                                                                                           
Delay         : 0.123                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.352

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.228
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.298

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]~FF|CLK    ff           0.000             1.157             743       (110,96) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]~FF|Q        ff          0.072             0.072              2         (110,96)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]             net         0.123             0.195              2         (110,96)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][14]~FF|D     ff          0.000             0.195              2         (109,96)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.158             1.228             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][14]~FF|CLK    ff           0.000             1.228             743       (109,96) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[2]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                        
Slack         : 0.065 (arrival time - required time)                                                                                   
Delay         : 0.190                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.262
--------------------------------------
End-of-path arrival time       : 1.419

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]~FF|CLK    ff           0.000             1.157             743       (122,84) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]~FF|Q     ff          0.072             0.072              2         (122,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]          net         0.190             0.262              2         (122,84)
   Routing elements:
      Manhattan distance of X:5, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[2]~FF|D     ff          0.000             0.262              2         (127,74)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:92, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[2]~FF|CLK    ff           0.000             1.284             743       (127,74) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[12]
Launch Clock  : core_clk (RISE)                                                                                               
Capture Clock : core_clk (RISE)                                                                                               
Slack         : 0.067 (arrival time - required time)                                                                          
Delay         : 0.176                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.137
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
core_clk                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:58, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]~FF|CLK    ff           0.000             1.157             743       (161,74) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]~FF|Q    ff               0.072            0.072              2         (161,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]         net              0.176            0.248              2         (161,74)
   Routing elements:
      Manhattan distance of X:10, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[12] ram_8192x20     -0.111            0.137              2         (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,62) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][12]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.074 (arrival time - required time)                                                                                           
Delay         : 0.199                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.271
--------------------------------------
End-of-path arrival time       : 1.428

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:85, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]~FF|CLK    ff           0.000             1.157             743       (134,93) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]~FF|Q        ff          0.072             0.072              2         (134,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]             net         0.199             0.271              2         (134,93)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][12]~FF|D     ff          0.000             0.271              2         (129,93)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:90, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][12]~FF|CLK    ff           0.000             1.284             743       (129,93) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][14]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.075 (arrival time - required time)                                                                                           
Delay         : 0.144                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.216
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.228
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.298

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]~FF|CLK    ff           0.000             1.157             743       (118,93) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]~FF|Q        ff          0.072             0.072              2         (118,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]             net         0.144             0.216              2         (118,93)
   Routing elements:
      Manhattan distance of X:9, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][14]~FF|D     ff          0.000             0.216              2         (109,93)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.158             1.228             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][14]~FF|CLK    ff           0.000             1.228             743       (109,93) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[0]
Launch Clock  : core_clk (RISE)                                                                                             
Capture Clock : core_clk (RISE)                                                                                             
Slack         : 0.078 (arrival time - required time)                                                                        
Delay         : 0.187                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.148
--------------------------------------
End-of-path arrival time       : 1.305

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF|CLK    ff           0.000             1.157             743       (151,67) 

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF|Q   ff               0.072            0.072              2         (151,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]        net              0.187            0.259              2         (151,67)
   Routing elements:
      Manhattan distance of X:4, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[0] ram_8192x20     -0.111            0.148              2         (147,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (147,62) 

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                      
Slack         : 0.097 (arrival time - required time)                                                                                  
Delay         : 0.095                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.361

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0)
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0)
   Routing elements:
      Manhattan distance of X:24, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (86,75)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|Q     ff          0.072             0.072              5         (86,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]          net         0.061             0.133              5         (86,75)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__29176|in[0]                                                                                                         lut         0.034             0.167              5         (86,73)
LUT__29176|out                                                                                                           lut         0.000             0.167              2         (86,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|D     ff          0.000             0.167              2         (86,73)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0)
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0)
   Routing elements:
      Manhattan distance of X:24, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|CLK    ff           0.000             1.194             124        (86,73)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|D                                                      
Launch Clock  : tdqss_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                            
Slack         : 0.099 (arrival time - required time)                                                                                                                        
Delay         : 0.097                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.169
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.194             124        (158,59)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|Q     ff          0.072             0.072              2         (158,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]          net         0.097             0.169              2         (158,59)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|D                                                         ff          0.000             0.169              2         (158,63)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                   net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.194             124        (158,63)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                            
Slack         : 0.102 (arrival time - required time)                                                                                                                        
Delay         : 0.100                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.366

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (158,57)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|Q     ff          0.072             0.072              2         (158,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]          net         0.100             0.172              2         (158,57)
   Routing elements:
      Manhattan distance of X:0, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|D     ff          0.000             0.172              2         (158,59)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.194             124        (158,59)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK
Path End      : o_dqs_oe[1]~FF|D                                                                                                      
Launch Clock  : tdqss_clk (RISE)                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                      
Slack         : 0.104 (arrival time - required time)                                                                                  
Delay         : 0.102                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.368

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0)
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0)
   Routing elements:
      Manhattan distance of X:24, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (86,75)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|Q     ff          0.072             0.072              5         (86,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]          net         0.068             0.140              5         (86,75)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__29144|in[0]                                                                                                         lut         0.034             0.174              5         (86,72)
LUT__29144|out                                                                                                           lut         0.000             0.174              2         (86,72)
o_dqs_oe[1]~FF|D                                                                                                         ff          0.000             0.174              2         (86,72)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0)
tdqss_clk             inpad        0.070             0.070             124        (110,0)
tdqss_clk             net          1.124             1.194             124        (110,0)
   Routing elements:
      Manhattan distance of X:24, Y:72
o_dqs_oe[1]~FF|CLK    ff           0.000             1.194             124        (86,72)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.109 (arrival time - required time)                                                                               
Delay         : 0.107                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|CLK    ff           0.000             1.194             124        (169,70)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|Q         ff          0.072             0.072              6         (169,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]              net         0.073             0.145              6         (169,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__28834|in[3]                                                                                                        lut         0.034             0.179              6         (172,70)
LUT__28834|out                                                                                                          lut         0.000             0.179              2         (172,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D     ff          0.000             0.179              2         (172,70)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:62, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (172,70)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                                     
Slack         : 0.109 (arrival time - required time)                                                                                                 
Delay         : 0.107                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             124        (169,79)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|Q      ff          0.072             0.072              2         (169,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]           net         0.107             0.179              2         (169,79)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF|D     ff          0.000             0.179              2         (169,80)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK    ff           0.000             1.194             124        (169,80)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                                     
Slack         : 0.109 (arrival time - required time)                                                                                                 
Delay         : 0.107                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:45, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (155,70)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|Q      ff          0.072             0.072              2         (155,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]           net         0.107             0.179              2         (155,70)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF|D     ff          0.000             0.179              2         (155,71)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:45, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF|CLK    ff           0.000             1.194             124        (155,71)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                                     
Slack         : 0.109 (arrival time - required time)                                                                                                 
Delay         : 0.107                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:53, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             124        (163,80)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|Q      ff          0.072             0.072              2         (163,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]           net         0.107             0.179              2         (163,80)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF|D     ff          0.000             0.179              2         (163,81)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:53, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.194             124        (163,81)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                                     
Slack         : 0.109 (arrival time - required time)                                                                                                 
Delay         : 0.107                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:44, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             124        (154,71)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|Q      ff          0.072             0.072              2         (154,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]           net         0.107             0.179              2         (154,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF|D     ff          0.000             0.179              2         (154,72)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:44, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.194             124        (154,72)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                            
Slack         : 0.109 (arrival time - required time)                                                                                                                        
Delay         : 0.107                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.194             124        (158,56)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|Q     ff          0.072             0.072              2         (158,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]          net         0.107             0.179              2         (158,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|D     ff          0.000             0.179              2         (158,57)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (158,57)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.150 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:71, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.194             124        (181,25)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3         (181,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]                          net         0.111             0.183              3         (181,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.183              3         (181,20)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:38, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (181,20) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.150 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.194             124        (151,75)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3         (151,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]                          net         0.111             0.183              3         (151,75)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3         (151,70)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (151,70) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.151 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.378

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:62, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (172,70)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (172,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]                          net         0.112             0.184              3         (172,70)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.184              3         (172,65)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:47, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (172,65) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.153 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:39, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             124        (149,78)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4         (149,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]                              net         0.114             0.186              4         (149,78)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.186              4         (154,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (154,78) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.160 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:73, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.194             124        (183,68)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3         (183,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]                          net         0.121             0.193              3         (183,68)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.193              3         (188,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:31, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (188,68) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.160 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:45, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.194             124        (155,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3         (155,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]                          net         0.121             0.193              3         (155,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.193              3         (160,69)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (160,69) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.171 (arrival time - required time)                                                                                               
Delay         : 0.132                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.204
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:35, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.194             124        (145,80)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (145,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]                          net         0.132             0.204              3         (145,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.204              3         (150,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:69, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (150,80) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.076 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:53, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (166,69) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (166,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]                        net         0.111             0.183              3         (166,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3         (166,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.194             124        (166,64)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.079 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:69, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (150,70) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3         (150,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]                        net         0.114             0.186              3         (150,70)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.186              3         (155,70)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:45, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (155,70)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.080 (arrival time - required time)                                                                                               
Delay         : 0.115                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.187
--------------------------------------
End-of-path arrival time       : 1.344

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:70, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (149,71) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3         (149,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]                        net         0.115             0.187              3         (149,71)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.187              3         (154,71)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:44, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             124        (154,71)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.081 (arrival time - required time)                                                                                               
Delay         : 0.116                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (158,80) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                   ff          0.072             0.072              3         (158,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]                        net         0.116             0.188              3         (158,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.188              3         (163,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:53, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             124        (163,80)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 0.084 (arrival time - required time)                                                                                         
Delay         : 0.119                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:126, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.157             743       (93,79)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q              ff          0.072             0.072              2         (93,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p                   net         0.119             0.191              2         (93,79)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D     ff          0.000             0.191              2         (98,79)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0)
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0)
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0)
   Routing elements:
      Manhattan distance of X:12, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.194             124        (98,79)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.084 (arrival time - required time)                                                                                               
Delay         : 0.119                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.157             743       (164,66) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              4         (164,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]                            net         0.119             0.191              4         (164,66)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.191              4         (169,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.194             124        (169,66)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.086 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (164,79) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (164,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]                        net         0.121             0.193              3         (164,79)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.193              3         (169,79)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:59, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             124        (169,79)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.097 (arrival time - required time)                                                                                               
Delay         : 0.132                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.204
--------------------------------------
End-of-path arrival time       : 1.361

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (154,74) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (154,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]                        net         0.132             0.204              3         (154,74)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.204              3         (159,74)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.194             124        (159,74)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.542 (arrival time - required time)                                                                                                                       
Delay         : 0.450                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.284
+ Clock To Q + Data Path Delay : 0.522
--------------------------------------
End-of-path arrival time       : 1.806

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.284             743       (94,36)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.450             0.522             730        (94,36) 
   Routing elements:
      Manhattan distance of X:64, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.522             730        (158,56)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.194             124        (158,56)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 0.542 (arrival time - required time)                                                                   
Delay         : 0.450                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.284
+ Clock To Q + Data Path Delay : 0.522
--------------------------------------
End-of-path arrival time       : 1.806

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.284             743       (94,36)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.072             0.072             730        (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         0.450             0.522             730        (94,36) 
   Routing elements:
      Manhattan distance of X:64, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.000             0.522             730        (158,63)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                   net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.194             124        (158,63)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.049 (arrival time - required time)                                                                                                   
Delay         : 0.093                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.322

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:131, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (88,47)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3         (88,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]                          net         0.093             0.165              3         (88,47)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.165              3         (86,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:25, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.203             296        (86,47)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.067 (arrival time - required time)                                                                                                   
Delay         : 0.111                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (80,69)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (80,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]                          net         0.111             0.183              3         (80,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.183              3         (80,64)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.203             296        (80,64)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.071 (arrival time - required time)                                                                                                   
Delay         : 0.115                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.187
--------------------------------------
End-of-path arrival time       : 1.344

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (74,39)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3         (74,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]                          net         0.115             0.187              3         (74,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.187              3         (79,39)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.203             296        (79,39)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.074 (arrival time - required time)                                                                                                   
Delay         : 0.118                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.190
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (89,45)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (89,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]                          net         0.118             0.190              3         (89,45)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.190              3         (89,40)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.203             296        (89,40)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.074 (arrival time - required time)                                                                                                   
Delay         : 0.118                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.190
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (80,46)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3         (80,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]                          net         0.118             0.190              3         (80,46)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.190              3         (80,41)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.203             296        (80,41)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.075 (arrival time - required time)                                                                                                   
Delay         : 0.119                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:127, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (92,25)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3         (92,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]                          net         0.119             0.191              3         (92,25)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.191              3         (97,25)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.203             296        (97,25)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.079 (arrival time - required time)                                                                                                   
Delay         : 0.123                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.352

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (80,61)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              5         (80,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]                              net         0.123             0.195              5         (80,61)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.195              5         (85,61)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.203             296        (85,61)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.087 (arrival time - required time)                                                                                     
Delay         : 0.131                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.203
--------------------------------------
End-of-path arrival time       : 1.360

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:43, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.157             743       (176,30) 

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q      ff          0.072             0.072              2         (176,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]           net         0.131             0.203              2         (176,30)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D     ff          0.000             0.203              2         (176,35)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                       inpad        0.070             0.070             296        (111,0) 
tac_clk                                                                                                                       net          1.133             1.203             296        (111,0) 
   Routing elements:
      Manhattan distance of X:65, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.203             296        (176,35)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 2.026 (arrival time - required time)                                                                                   
Delay         : 0.121                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.207
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.676

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.157             743       (99,38)  

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q     ff          0.072             0.072              2         (99,38) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1          net         0.121             0.193              2         (99,38) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D     ff          0.000             0.193              2         (104,38)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.207             554       (104,38) 

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.081 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:106, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (113,131)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3        (113,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]                          net         0.111             0.183              3        (113,131)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.183              3        (113,126)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:113, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.189             3935      (113,126)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.081 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (94,115) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4         (94,115)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]                              net         0.111             0.183              4         (94,115)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.183              4         (94,110)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:94, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             3935       (94,110)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.082 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:106, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (113,138)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3        (113,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]                          net         0.112             0.184              3        (113,138)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.184              3        (113,133)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:113, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.189             3935      (113,133)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.082 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:106, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (113,129)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3        (113,129)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]                          net         0.112             0.184              3        (113,129)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.184              3        (113,124)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:113, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.189             3935      (113,124)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.082 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (109,144)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3        (109,144)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]                          net         0.112             0.184              3        (109,144)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.184              3        (109,139)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:109, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             3935      (109,139)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.082 (arrival time - required time)                                                                                                
Delay         : 0.112                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.157             743       (167,60) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              4         (167,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]                            net         0.112             0.184              4         (167,60)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.184              4         (167,55)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:167, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             3935       (167,55)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.082 (arrival time - required time)                                                                                                
Delay         : 0.112                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                    net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:44, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (175,57) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (175,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]                        net         0.112             0.184              3         (175,57)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.184              3         (175,52)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:175, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             3935       (175,52)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.086 (arrival time - required time)                                                                                                
Delay         : 0.116                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                    net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (162,60) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (162,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]                        net         0.116             0.188              3         (162,60)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.188              3         (162,55)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:162, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             3935       (162,55)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.086 (arrival time - required time)                                                                                               
Delay         : 0.116                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (110,119)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3        (110,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]                          net         0.116             0.188              3        (110,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.188              3        (115,119)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:115, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             3935      (115,119)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.088 (arrival time - required time)                                                                                               
Delay         : 0.118                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.190
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (112,122)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3        (112,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]                          net         0.118             0.190              3        (112,122)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.190              3        (112,117)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:112, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             3935      (112,117)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.159 (arrival time - required time)                                                                                                   
Delay         : 0.111                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.386

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0) 
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.203             296        (110,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (110,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]                        net         0.111             0.183              3         (110,35)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.183              3         (110,30)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (110,30) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.160 (arrival time - required time)                                                                                                   
Delay         : 0.112                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:35, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.203             296        (76,52)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (76,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]                        net         0.112             0.184              3         (76,52)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.184              3         (76,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:143, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (76,47)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.160 (arrival time - required time)                                                                                                   
Delay         : 0.112                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.203             296        (80,80)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              4         (80,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]                            net         0.112             0.184              4         (80,80)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.184              4         (80,75)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (80,75)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.162 (arrival time - required time)                                                                                                   
Delay         : 0.114                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.389

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:36, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.203             296        (75,44)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3         (75,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]                        net         0.114             0.186              3         (75,44)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.186              3         (80,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:139, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (80,44)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.172 (arrival time - required time)                                                                                                   
Delay         : 0.124                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:38, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.203             296        (73,34)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3         (73,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]                        net         0.124             0.196              3         (73,34)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.196              3         (78,34)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:141, Y:130
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (78,34)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.172 (arrival time - required time)                                                                                                   
Delay         : 0.124                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:38, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.203             296        (73,32)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                   ff          0.072             0.072              3         (73,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]                        net         0.124             0.196              3         (73,32)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.196              3         (78,32)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:141, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (78,32)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.179 (arrival time - required time)                                                                                                   
Delay         : 0.131                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.203
--------------------------------------
End-of-path arrival time       : 1.406

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.203             296        (55,42)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (55,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]                        net         0.131             0.203              3         (55,42)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.203              3         (55,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:164, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (55,47)  

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D 
Launch Clock  : tac_clk (RISE)                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                        
Slack         : 0.035 (arrival time - required time)                                                                                  
Delay         : 0.033                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.308

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                   inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                   net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:36, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK    srl8         0.000             1.203             296        (75,28)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|Q7       srl8        0.072             0.072              2         (75,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[7]     net         0.033             0.105              2         (75,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D       srl8        0.000             0.105              2         (75,29)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:36, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|CLK    srl8         0.000             1.203             296        (75,29)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[8]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[7]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.046 (arrival time - required time)                                                                                        
Delay         : 0.137                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.116
--------------------------------------
End-of-path arrival time       : 1.319

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[8]~FF|CLK    ff           0.000             1.203             296        (62,38)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[8]~FF|Q                     ff               0.072            0.072              12        (62,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[8]                          net              0.137            0.209              12        (62,38)
   Routing elements:
      Manhattan distance of X:1, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[7] ram_8192x20     -0.093            0.116              12        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[7]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[6]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.046 (arrival time - required time)                                                                                        
Delay         : 0.137                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.116
--------------------------------------
End-of-path arrival time       : 1.319

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[7]~FF|CLK    ff           0.000             1.203             296        (62,37)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[7]~FF|Q                     ff               0.072            0.072              12        (62,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[7]                          net              0.137            0.209              12        (62,37)
   Routing elements:
      Manhattan distance of X:1, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[6] ram_8192x20     -0.093            0.116              12        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[5]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.046 (arrival time - required time)                                                                                        
Delay         : 0.137                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.116
--------------------------------------
End-of-path arrival time       : 1.319

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[6]~FF|CLK    ff           0.000             1.203             296        (62,36)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[6]~FF|Q                     ff               0.072            0.072              12        (62,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[6]                          net              0.137            0.209              12        (62,36)
   Routing elements:
      Manhattan distance of X:1, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[5] ram_8192x20     -0.093            0.116              12        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[4]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.047 (arrival time - required time)                                                                                        
Delay         : 0.138                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.320

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]~FF|CLK    ff           0.000             1.203             296        (62,35)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]~FF|Q                     ff               0.072            0.072              13        (62,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]                          net              0.138            0.210              13        (62,35)
   Routing elements:
      Manhattan distance of X:1, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[4] ram_8192x20     -0.093            0.117              13        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[0]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.047 (arrival time - required time)                                                                                        
Delay         : 0.138                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.320

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]~FF|CLK    ff           0.000             1.203             296        (62,31)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]~FF|Q                     ff               0.072            0.072              13        (62,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]                          net              0.138            0.210              13        (62,31)
   Routing elements:
      Manhattan distance of X:1, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[0] ram_8192x20     -0.093            0.117              13        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[2]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.047 (arrival time - required time)                                                                                        
Delay         : 0.138                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.320

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]~FF|CLK    ff           0.000             1.203             296        (62,33)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]~FF|Q                     ff               0.072            0.072              13        (62,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]                          net              0.138            0.210              13        (62,33)
   Routing elements:
      Manhattan distance of X:1, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[2] ram_8192x20     -0.093            0.117              13        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[1]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.047 (arrival time - required time)                                                                                        
Delay         : 0.138                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.320

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
tac_clk                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                       inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                       net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]~FF|CLK    ff           0.000             1.203             296        (62,32)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]~FF|Q                     ff               0.072            0.072              13        (62,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]                          net              0.138            0.210              13        (62,32)
   Routing elements:
      Manhattan distance of X:1, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WADDR[1] ram_8192x20     -0.093            0.117              13        (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             296        (63,22)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[7]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.057 (arrival time - required time)                                                                                      
Delay         : 0.166                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.127
--------------------------------------
End-of-path arrival time       : 1.330

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                            net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|CLK    ff           0.000             1.203             296        (66,29)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|Q              ff               0.072            0.072              2         (66,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]                   net              0.166            0.238              2         (66,29)
   Routing elements:
      Manhattan distance of X:6, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[7] ram_8192x20     -0.111            0.127              2         (72,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:39, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (72,22)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[1]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.057 (arrival time - required time)                                                                                      
Delay         : 0.166                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.127
--------------------------------------
End-of-path arrival time       : 1.330

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|CLK    ff           0.000             1.203             296        (66,23)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|Q               ff               0.072            0.072              2         (66,23)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]                    net              0.166            0.238              2         (66,23)
   Routing elements:
      Manhattan distance of X:6, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[1] ram_8192x20     -0.111            0.127              2         (72,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:39, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (72,22)

################################################################################
Path Detail Report (tac_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.110 (arrival time - required time)                                                                                                          
Delay         : 0.094                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.203             296        (61,42)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q          ff          0.072             0.072              2         (61,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]               net         0.094             0.166              2         (61,42)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D     srl8        0.000             0.166              2         (60,42)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.189             3935       (60,42)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.118 (arrival time - required time)                                                                                                          
Delay         : 0.102                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.203             296        (61,49)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|Q          ff          0.072             0.072              2         (61,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]               net         0.102             0.174              2         (61,49)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D     srl8        0.000             0.174              2         (66,49)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|CLK    srl8         0.000             1.189             3935       (66,49)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.140 (arrival time - required time)                                                                                                          
Delay         : 0.124                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.203             296        (62,40)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q          ff          0.072             0.072              2         (62,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]               net         0.124             0.196              2         (62,40)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D     srl8        0.000             0.196              2         (57,40)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.189             3935       (57,40)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.179 (arrival time - required time)                                                                                                          
Delay         : 0.163                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.235
--------------------------------------
End-of-path arrival time       : 1.438

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.203             296        (61,56)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q          ff          0.072             0.072              2         (61,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]               net         0.163             0.235              2         (61,56)
   Routing elements:
      Manhattan distance of X:5, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D     srl8        0.000             0.235              2         (66,51)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|CLK    srl8         0.000             1.189             3935       (66,51)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.184 (arrival time - required time)                                                                                                          
Delay         : 0.168                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.240
--------------------------------------
End-of-path arrival time       : 1.443

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:54, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.203             296        (57,33)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q          ff          0.072             0.072              2         (57,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]               net         0.168             0.240              2         (57,33)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D     srl8        0.000             0.240              2         (57,38)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.189             3935       (57,38)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.185 (arrival time - required time)                                                                                                          
Delay         : 0.169                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.241
--------------------------------------
End-of-path arrival time       : 1.444

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:54, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.203             296        (57,36)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q          ff          0.072             0.072              2         (57,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]               net         0.169             0.241              2         (57,36)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D     srl8        0.000             0.241              2         (57,31)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.189             3935       (57,31)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.187 (arrival time - required time)                                                                                                          
Delay         : 0.171                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.243
--------------------------------------
End-of-path arrival time       : 1.446

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.203             296        (51,22)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q          ff          0.072             0.072              2         (51,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]               net         0.171             0.243              2         (51,22)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D     srl8        0.000             0.243              2         (51,27)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.189             3935       (51,27)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.187 (arrival time - required time)                                                                                                          
Delay         : 0.171                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.243
--------------------------------------
End-of-path arrival time       : 1.446

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.203             296        (51,35)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q          ff          0.072             0.072              2         (51,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]               net         0.171             0.243              2         (51,35)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D     srl8        0.000             0.243              2         (51,40)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.189             3935       (51,40)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.210 (arrival time - required time)                                                                                                          
Delay         : 0.194                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.266
--------------------------------------
End-of-path arrival time       : 1.469

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.203             296        (61,48)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q          ff          0.072             0.072              2         (61,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]               net         0.194             0.266              2         (61,48)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D     srl8        0.000             0.266              2         (57,48)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.189             3935       (57,48)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.210 (arrival time - required time)                                                                                                          
Delay         : 0.194                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.266
--------------------------------------
End-of-path arrival time       : 1.469

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:50, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.203             296        (61,50)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q          ff          0.072             0.072              2         (61,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]               net         0.194             0.266              2         (61,50)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D     srl8        0.000             0.266              2         (57,50)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.189             3935       (57,50)

################################################################################
Path Detail Report (twd_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.982 (arrival time - required time)                                                                                                  
Delay         : 0.615                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.687
--------------------------------------
End-of-path arrival time       : 1.894

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.493
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.912

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK    ff           0.000             1.207             554       (104,54) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|Q     ff          0.072             0.072              2         (104,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]          net         0.158             0.230              2         (104,54)
   Routing elements:
      Manhattan distance of X:2, Y:10
LUT__28477|in[0]                                                                                                                         lut         0.034             0.264              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.264              2         (106,44)
n12621                                                                                                                                   net         0.034             0.298              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.034             0.332              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.332              3         (106,43)
n12624                                                                                                                                   net         0.133             0.465              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.034             0.499              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             0.499              7         (106,70)
n12977                                                                                                                                   net         0.086             0.585              7         (106,70)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__29406|in[0]                                                                                                                         lut         0.034             0.619              7         (106,78)
LUT__29406|out                                                                                                                           lut         0.000             0.619              2         (106,78)
n12984                                                                                                                                   net         0.034             0.653              2         (106,78)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29426|in[1]                                                                                                                         lut         0.034             0.687              2         (106,77)
LUT__29426|out                                                                                                                           lut         0.000             0.687              2         (106,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                     ff          0.000             0.687              2         (106,77)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.423             1.493             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.493             743       (106,77) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.982 (arrival time - required time)                                                                                                  
Delay         : 0.692                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.764
--------------------------------------
End-of-path arrival time       : 1.971

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK    ff           0.000             1.207             554       (104,54) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|Q     ff          0.072             0.072              2         (104,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]          net         0.158             0.230              2         (104,54)
   Routing elements:
      Manhattan distance of X:2, Y:10
LUT__28477|in[0]                                                                                                                         lut         0.034             0.264              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.264              2         (106,44)
n12621                                                                                                                                   net         0.034             0.298              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.034             0.332              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.332              3         (106,43)
n12624                                                                                                                                   net         0.133             0.465              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.034             0.499              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             0.499              7         (106,70)
n12977                                                                                                                                   net         0.071             0.570              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                                         lut         0.034             0.604              7         (109,70)
LUT__29431|out                                                                                                                           lut         0.000             0.604              5         (109,70)
n13006                                                                                                                                   net         0.126             0.730              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                                         lut         0.034             0.764              5         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             0.764              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          0.000             0.764              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.989 (arrival time - required time)                                                                                                  
Delay         : 0.699                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.771
--------------------------------------
End-of-path arrival time       : 1.978

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK    ff           0.000             1.207             554       (104,54) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|Q     ff          0.072             0.072              2         (104,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]          net         0.158             0.230              2         (104,54)
   Routing elements:
      Manhattan distance of X:2, Y:10
LUT__28477|in[0]                                                                                                                         lut         0.034             0.264              2         (106,44)
LUT__28477|out                                                                                                                           lut         0.000             0.264              2         (106,44)
n12621                                                                                                                                   net         0.034             0.298              2         (106,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28480|in[0]                                                                                                                         lut         0.034             0.332              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.332              3         (106,43)
n12624                                                                                                                                   net         0.133             0.465              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.034             0.499              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             0.499              7         (106,70)
n12977                                                                                                                                   net         0.170             0.669              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                                         lut         0.034             0.703              7         (104,67)
LUT__29432|out                                                                                                                           lut         0.000             0.703              2         (104,67)
n13007                                                                                                                                   net         0.034             0.737              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                                         lut         0.034             0.771              2         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             0.771              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          0.000             0.771              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D      
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 1.009 (arrival time - required time)                                                                                 
Delay         : 0.719                                                                                                                

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.791
--------------------------------------
End-of-path arrival time       : 1.998

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:118, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.207             554       (101,38) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q     ff          0.072             0.072              3         (101,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]          net         0.156             0.228              3         (101,38)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__28479|in[2]                                                                                                        lut         0.035             0.263              3         (105,43)
LUT__28479|out                                                                                                          lut         0.000             0.263              2         (105,43)
n12623                                                                                                                  net         0.062             0.325              2         (105,43)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28480|in[2]                                                                                                        lut         0.034             0.359              2         (106,43)
LUT__28480|out                                                                                                          lut         0.000             0.359              3         (106,43)
n12624                                                                                                                  net         0.133             0.492              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                        lut         0.034             0.526              3         (106,70)
LUT__29399|out                                                                                                          lut         0.000             0.526              7         (106,70)
n12977                                                                                                                  net         0.071             0.597              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                        lut         0.034             0.631              7         (109,70)
LUT__29431|out                                                                                                          lut         0.000             0.631              5         (109,70)
n13006                                                                                                                  net         0.126             0.757              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                        lut         0.034             0.791              5         (104,66)
LUT__29433|out                                                                                                          lut         0.000             0.791              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D         ff          0.000             0.791              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D 
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 1.009 (arrival time - required time)                                                                                 
Delay         : 0.642                                                                                                                

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.714
--------------------------------------
End-of-path arrival time       : 1.921

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.493
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.912

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:118, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.207             554       (101,38) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q      ff          0.072             0.072              3         (101,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]           net         0.156             0.228              3         (101,38)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__28479|in[2]                                                                                                         lut         0.035             0.263              3         (105,43)
LUT__28479|out                                                                                                           lut         0.000             0.263              2         (105,43)
n12623                                                                                                                   net         0.062             0.325              2         (105,43)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28480|in[2]                                                                                                         lut         0.034             0.359              2         (106,43)
LUT__28480|out                                                                                                           lut         0.000             0.359              3         (106,43)
n12624                                                                                                                   net         0.133             0.492              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                         lut         0.034             0.526              3         (106,70)
LUT__29399|out                                                                                                           lut         0.000             0.526              7         (106,70)
n12977                                                                                                                   net         0.086             0.612              7         (106,70)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__29406|in[0]                                                                                                         lut         0.034             0.646              7         (106,78)
LUT__29406|out                                                                                                           lut         0.000             0.646              2         (106,78)
n12984                                                                                                                   net         0.034             0.680              2         (106,78)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29426|in[1]                                                                                                         lut         0.034             0.714              2         (106,77)
LUT__29426|out                                                                                                           lut         0.000             0.714              2         (106,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D     ff          0.000             0.714              2         (106,77)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.423             1.493             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.493             743       (106,77) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D      
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 1.016 (arrival time - required time)                                                                                 
Delay         : 0.726                                                                                                                

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.798
--------------------------------------
End-of-path arrival time       : 2.005

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:118, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.207             554       (101,38) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q     ff          0.072             0.072              3         (101,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]          net         0.156             0.228              3         (101,38)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__28479|in[2]                                                                                                        lut         0.035             0.263              3         (105,43)
LUT__28479|out                                                                                                          lut         0.000             0.263              2         (105,43)
n12623                                                                                                                  net         0.062             0.325              2         (105,43)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28480|in[2]                                                                                                        lut         0.034             0.359              2         (106,43)
LUT__28480|out                                                                                                          lut         0.000             0.359              3         (106,43)
n12624                                                                                                                  net         0.133             0.492              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                        lut         0.034             0.526              3         (106,70)
LUT__29399|out                                                                                                          lut         0.000             0.526              7         (106,70)
n12977                                                                                                                  net         0.170             0.696              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                        lut         0.034             0.730              7         (104,67)
LUT__29432|out                                                                                                          lut         0.000             0.730              2         (104,67)
n13007                                                                                                                  net         0.034             0.764              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                        lut         0.034             0.798              2         (104,66)
LUT__29433|out                                                                                                          lut         0.000             0.798              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D         ff          0.000             0.798              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 1.019 (arrival time - required time)                                                                                                  
Delay         : 0.652                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.724
--------------------------------------
End-of-path arrival time       : 1.931

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.493
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.912

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.207             554       (110,56) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.072             0.072              2         (110,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.166             0.238              2         (110,56)
   Routing elements:
      Manhattan distance of X:5, Y:13
LUT__28479|in[1]                                                                                                                         lut         0.035             0.273              2         (105,43)
LUT__28479|out                                                                                                                           lut         0.000             0.273              2         (105,43)
n12623                                                                                                                                   net         0.062             0.335              2         (105,43)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28480|in[2]                                                                                                                         lut         0.034             0.369              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.369              3         (106,43)
n12624                                                                                                                                   net         0.133             0.502              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.034             0.536              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             0.536              7         (106,70)
n12977                                                                                                                                   net         0.086             0.622              7         (106,70)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__29406|in[0]                                                                                                                         lut         0.034             0.656              7         (106,78)
LUT__29406|out                                                                                                                           lut         0.000             0.656              2         (106,78)
n12984                                                                                                                                   net         0.034             0.690              2         (106,78)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29426|in[1]                                                                                                                         lut         0.034             0.724              2         (106,77)
LUT__29426|out                                                                                                                           lut         0.000             0.724              2         (106,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                     ff          0.000             0.724              2         (106,77)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.423             1.493             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.493             743       (106,77) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 1.019 (arrival time - required time)                                                                                                  
Delay         : 0.729                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.801
--------------------------------------
End-of-path arrival time       : 2.008

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.207             554       (110,56) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.072             0.072              2         (110,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.166             0.238              2         (110,56)
   Routing elements:
      Manhattan distance of X:5, Y:13
LUT__28479|in[1]                                                                                                                         lut         0.035             0.273              2         (105,43)
LUT__28479|out                                                                                                                           lut         0.000             0.273              2         (105,43)
n12623                                                                                                                                   net         0.062             0.335              2         (105,43)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28480|in[2]                                                                                                                         lut         0.034             0.369              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.369              3         (106,43)
n12624                                                                                                                                   net         0.133             0.502              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.034             0.536              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             0.536              7         (106,70)
n12977                                                                                                                                   net         0.071             0.607              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                                         lut         0.034             0.641              7         (109,70)
LUT__29431|out                                                                                                                           lut         0.000             0.641              5         (109,70)
n13006                                                                                                                                   net         0.126             0.767              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                                         lut         0.034             0.801              5         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             0.801              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          0.000             0.801              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 1.026 (arrival time - required time)                                                                                                  
Delay         : 0.736                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.808
--------------------------------------
End-of-path arrival time       : 2.015

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.207             554       (110,56) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.072             0.072              2         (110,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.166             0.238              2         (110,56)
   Routing elements:
      Manhattan distance of X:5, Y:13
LUT__28479|in[1]                                                                                                                         lut         0.035             0.273              2         (105,43)
LUT__28479|out                                                                                                                           lut         0.000             0.273              2         (105,43)
n12623                                                                                                                                   net         0.062             0.335              2         (105,43)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__28480|in[2]                                                                                                                         lut         0.034             0.369              2         (106,43)
LUT__28480|out                                                                                                                           lut         0.000             0.369              3         (106,43)
n12624                                                                                                                                   net         0.133             0.502              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                                         lut         0.034             0.536              3         (106,70)
LUT__29399|out                                                                                                                           lut         0.000             0.536              7         (106,70)
n12977                                                                                                                                   net         0.170             0.706              7         (106,70)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__29432|in[3]                                                                                                                         lut         0.034             0.740              7         (104,67)
LUT__29432|out                                                                                                                           lut         0.000             0.740              2         (104,67)
n13007                                                                                                                                   net         0.034             0.774              2         (104,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29433|in[2]                                                                                                                         lut         0.034             0.808              2         (104,66)
LUT__29433|out                                                                                                                           lut         0.000             0.808              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          0.000             0.808              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D      
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 1.035 (arrival time - required time)                                                                                 
Delay         : 0.745                                                                                                                

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.817
--------------------------------------
End-of-path arrival time       : 2.024

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.570
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.989

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.207             554       (110,62) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q     ff          0.072             0.072              3         (110,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]          net         0.176             0.248              3         (110,62)
   Routing elements:
      Manhattan distance of X:4, Y:15
LUT__28478|in[1]                                                                                                        lut         0.034             0.282              3         (106,47)
LUT__28478|out                                                                                                          lut         0.000             0.282              2         (106,47)
n12622                                                                                                                  net         0.069             0.351              2         (106,47)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__28480|in[1]                                                                                                        lut         0.034             0.385              2         (106,43)
LUT__28480|out                                                                                                          lut         0.000             0.385              3         (106,43)
n12624                                                                                                                  net         0.133             0.518              3         (106,43)
   Routing elements:
      Manhattan distance of X:0, Y:27
LUT__29399|in[1]                                                                                                        lut         0.034             0.552              3         (106,70)
LUT__29399|out                                                                                                          lut         0.000             0.552              7         (106,70)
n12977                                                                                                                  net         0.071             0.623              7         (106,70)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29431|in[0]                                                                                                        lut         0.034             0.657              7         (109,70)
LUT__29431|out                                                                                                          lut         0.000             0.657              5         (109,70)
n13006                                                                                                                  net         0.126             0.783              5         (109,70)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__29433|in[1]                                                                                                        lut         0.034             0.817              5         (104,66)
LUT__29433|out                                                                                                          lut         0.000             0.817              3         (104,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D         ff          0.000             0.817              3         (104,66)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.500             1.570             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.570             743       (104,66) 

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:147
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_2|CLK    srl8         0.000             1.257             554       (93,12)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_2|Q            srl8        0.072             0.072              2         (93,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_pre            net         0.034             0.106              2         (93,12)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29003|in[0]                                                                                                                  lut         0.035             0.141              2         (93,11)
LUT__29003|out                                                                                                                    lut         0.000             0.141              2         (93,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF|D     ff          0.000             0.141              2         (93,11)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF|CLK    ff           0.000             1.257             554       (93,11)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][109]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_2|CLK    srl8         0.000             1.257             554       (90,16)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_2|Q            srl8        0.072             0.072              2         (90,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_pre            net         0.034             0.106              2         (90,16)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28996|in[0]                                                                                                                  lut         0.035             0.141              2         (90,15)
LUT__28996|out                                                                                                                    lut         0.000             0.141              2         (90,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][109]~FF|D     ff          0.000             0.141              2         (90,15)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][109]~FF|CLK    ff           0.000             1.257             554       (90,15)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:141
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2|CLK    srl8         0.000             1.257             554       (93,18)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2|Q            srl8        0.072             0.072              2         (93,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_pre            net         0.034             0.106              2         (93,18)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29005|in[0]                                                                                                                  lut         0.035             0.141              2         (93,17)
LUT__29005|out                                                                                                                    lut         0.000             0.141              2         (93,17)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF|D     ff          0.000             0.141              2         (93,17)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF|CLK    ff           0.000             1.257             554       (93,17)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2|CLK    srl8         0.000             1.257             554       (93,41)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2|Q            srl8        0.072             0.072              2         (93,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_pre            net         0.034             0.106              2         (93,41)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28990|in[0]                                                                                                                  lut         0.035             0.141              2         (93,40)
LUT__28990|out                                                                                                                    lut         0.000             0.141              2         (93,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF|D     ff          0.000             0.141              2         (93,40)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF|CLK    ff           0.000             1.257             554       (93,40)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2|CLK    srl8         0.000             1.257             554       (93,34)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2|Q            srl8        0.072             0.072              2         (93,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_pre            net         0.034             0.106              2         (93,34)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__28993|in[0]                                                                                                                  lut         0.035             0.141              2         (93,33)
LUT__28993|out                                                                                                                    lut         0.000             0.141              2         (93,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF|D     ff          0.000             0.141              2         (93,33)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF|CLK    ff           0.000             1.257             554       (93,33)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2|CLK    srl8         0.000             1.257             554       (90,23)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2|Q            srl8        0.072             0.072              2         (90,23)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_pre            net         0.034             0.106              2         (90,23)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29008|in[0]                                                                                                                  lut         0.035             0.141              2         (90,22)
LUT__29008|out                                                                                                                    lut         0.000             0.141              2         (90,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF|D     ff          0.000             0.141              2         (90,22)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF|CLK    ff           0.000             1.257             554       (90,22)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][12]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.071 (arrival time - required time)                                                                                        
Delay         : 0.069                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:151
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_2|CLK    srl8         0.000             1.257             554       (93,8)   

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_2|Q            srl8        0.072             0.072              2          (93,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_pre            net         0.034             0.106              2          (93,8)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29026|in[0]                                                                                                                 lut         0.035             0.141              2          (93,7)
LUT__29026|out                                                                                                                   lut         0.000             0.141              2          (93,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][12]~FF|D     ff          0.000             0.141              2          (93,7)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][12]~FF|CLK    ff           0.000             1.257             554       (93,7)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.071 (arrival time - required time)                                                                                        
Delay         : 0.069                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2|CLK    srl8         0.000             1.257             554       (90,10)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2|Q            srl8        0.072             0.072              2         (90,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_pre            net         0.034             0.106              2         (90,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29028|in[0]                                                                                                                 lut         0.035             0.141              2         (90,9) 
LUT__29028|out                                                                                                                   lut         0.000             0.141              2         (90,9) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FF|D     ff          0.000             0.141              2         (90,9) 

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FF|CLK    ff           0.000             1.257             554       (90,9)   

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.071 (arrival time - required time)                                                                                       
Delay         : 0.069                                                                                                                      

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
twd_clk                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                   net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_2|CLK    srl8         0.000             1.257             554       (90,32)  

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_2|Q            srl8        0.072             0.072              2         (90,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_pre            net         0.034             0.106              2         (90,32)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29016|in[0]                                                                                                                lut         0.035             0.141              2         (90,31)
LUT__29016|out                                                                                                                  lut         0.000             0.141              2         (90,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][2]~FF|D     ff          0.000             0.141              2         (90,31)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][2]~FF|CLK    ff           0.000             1.257             554       (90,31)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][113]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_2|CLK    srl8         0.000             1.257             554       (93,32)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_2|Q            srl8        0.072             0.072              2         (93,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_pre            net         0.034             0.106              2         (93,32)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__29000|in[0]                                                                                                                  lut         0.035             0.141              2         (93,31)
LUT__29000|out                                                                                                                    lut         0.000             0.141              2         (93,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][113]~FF|D     ff          0.000             0.141              2         (93,31)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][113]~FF|CLK    ff           0.000             1.257             554       (93,31)  

################################################################################
Path Detail Report (twd_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:140, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.207             554       (79,53)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3         (79,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]                          net         0.111             0.183              3         (79,53)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.183              3         (79,48)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:79, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             3935       (79,48)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:193, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.207             554       (26,25)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3         (26,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]                          net         0.111             0.183              3         (26,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.183              3         (26,20)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:26, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.189             3935       (26,20)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                              net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.207             554       (106,41) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4         (106,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]                              net         0.111             0.183              4         (106,41)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.183              4         (106,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:106, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             3935       (106,36)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.132 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.391

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.207             554       (110,62) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (110,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]                          net         0.112             0.184              3         (110,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.184              3         (110,57)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:110, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.189             3935       (110,57)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.141 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.400

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:121, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.207             554       (98,37)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (98,37) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                          net         0.121             0.193              3         (98,37) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.193              3         (103,37)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:103, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.189             3935       (103,37)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.141 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.400

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:118, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.207             554       (101,38) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3         (101,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]                          net         0.121             0.193              3         (101,38)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.193              3         (106,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:106, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.189             3935       (106,38)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.150 (arrival time - required time)                                                                                               
Delay         : 0.130                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.202
--------------------------------------
End-of-path arrival time       : 1.409

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.207             554       (104,63) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3         (104,63)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]                          net         0.130             0.202              3         (104,63)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.202              3         (99,63) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:99, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             3935       (99,63)

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : 0.138 (arrival time - required time)                                                                  
Delay         : 0.231                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_sys~FF|Q                                                                                              ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                   net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.000             0.303             2107       (94,36)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.284             743       (94,36)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 0.138 (arrival time - required time)                                                                                                                       
Delay         : 0.231                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.303             2107       (94,22)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                                        net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.284             743       (94,22)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 0.138 (arrival time - required time)                                                                                                                       
Delay         : 0.231                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.303             2107       (94,23)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                                        net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:141
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.284             743       (94,23)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 0.138 (arrival time - required time)                                                                                                                       
Delay         : 0.231                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.303             2107       (94,21)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                                        net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.284             743       (94,21)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.146 (arrival time - required time)                                                                                                
Delay         : 0.112                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                   net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:157, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.189             3935       (157,50)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (157,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]                          net         0.112             0.184              3         (157,50)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.184              3         (157,45)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:62, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (157,45) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.146 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:109, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.189             3935      (109,146)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3        (109,146)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]                        net         0.112             0.184              3        (109,146)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.184              3        (109,141)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (109,141)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.146 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:109, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.189             3935      (109,131)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              5        (109,131)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]                            net         0.112             0.184              5        (109,131)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.184              5        (109,126)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (109,126)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.146 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:107, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             3935      (107,144)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3        (107,144)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]                        net         0.112             0.184              3        (107,144)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.184              3        (107,139)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:112, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (107,139)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.147 (arrival time - required time)                                                                                                
Delay         : 0.113                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.185
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                   net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:167, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.189             3935       (167,47)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (167,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]                          net         0.113             0.185              3         (167,47)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.185              3         (167,42)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (167,42) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.147 (arrival time - required time)                                                                                               
Delay         : 0.113                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.185
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                                net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:109, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.189             3935      (109,152)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              5        (109,152)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]                            net         0.113             0.185              5        (109,152)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.185              5        (109,147)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (109,147)

################################################################################
Path Detail Report (clk_sys vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.090 (arrival time - required time)                                                                                                           
Delay         : 0.102                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:61, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.189             3935       (61,27)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|Q           ff          0.072             0.072              2         (61,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]                net         0.102             0.174              2         (61,27)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2|D     srl8        0.000             0.174              2         (66,27)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2|CLK    srl8         0.000             1.203             296        (66,27)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.112 (arrival time - required time)                                                                                                           
Delay         : 0.124                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.385

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.189             3935       (71,30)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|Q           ff          0.072             0.072              2         (71,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]                net         0.124             0.196              2         (71,30)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D     srl8        0.000             0.196              2         (66,30)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.203             296        (66,30)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.112 (arrival time - required time)                                                                                                           
Delay         : 0.124                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.385

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.189             3935       (71,37)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|Q           ff          0.072             0.072              2         (71,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]                net         0.124             0.196              2         (71,37)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2|D     srl8        0.000             0.196              2         (66,37)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.203             296        (66,37)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.150 (arrival time - required time)                                                                                                           
Delay         : 0.162                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.234
--------------------------------------
End-of-path arrival time       : 1.423

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:64, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.189             3935       (64,46)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|Q           ff          0.072             0.072              2         (64,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]                net         0.162             0.234              2         (64,46)
   Routing elements:
      Manhattan distance of X:5, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2|D     srl8        0.000             0.234              2         (69,41)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2|CLK    srl8         0.000             1.203             296        (69,41)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.160 (arrival time - required time)                                                                                                           
Delay         : 0.172                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.244
--------------------------------------
End-of-path arrival time       : 1.433

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.189             3935       (66,25)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|Q           ff          0.072             0.072              2         (66,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]                net         0.172             0.244              2         (66,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D     srl8        0.000             0.244              2         (66,20)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.203             296        (66,20)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.160 (arrival time - required time)                                                                                                           
Delay         : 0.172                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.244
--------------------------------------
End-of-path arrival time       : 1.433

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.189             3935       (66,39)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|Q           ff          0.072             0.072              2         (66,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]                net         0.172             0.244              2         (66,39)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|D     srl8        0.000             0.244              2         (66,34)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.203             296        (66,34)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.160 (arrival time - required time)                                                                                                           
Delay         : 0.172                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.244
--------------------------------------
End-of-path arrival time       : 1.433

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.189             3935       (66,38)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q           ff          0.072             0.072              2         (66,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                net         0.172             0.244              2         (66,38)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|D     srl8        0.000             0.244              2         (66,33)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.203             296        (66,33)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                       
Capture Clock : tac_clk (RISE)                                                                                       
Slack         : 0.190 (arrival time - required time)                                                                 
Delay         : 0.329                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.401
--------------------------------------
End-of-path arrival time       : 1.590

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.330
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.400

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_sys~FF|Q                                                                                             ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                  net         0.329             0.401             2107       (91,36)
   Routing elements:
      Manhattan distance of X:12, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR     ff          0.000             0.401             2107       (79,7) 

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                   net          1.260             1.330             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.330             296        (79,7) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.197 (arrival time - required time)                                                                                                           
Delay         : 0.209                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.281
--------------------------------------
End-of-path arrival time       : 1.470

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:68, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.189             3935       (68,38)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q           ff          0.072             0.072              2         (68,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]                net         0.209             0.281              2         (68,38)
   Routing elements:
      Manhattan distance of X:1, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D     srl8        0.000             0.281              2         (69,33)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.203             296        (69,33)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.200 (arrival time - required time)                                                                                                                       
Delay         : 0.339                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.411
--------------------------------------
End-of-path arrival time       : 1.600

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.330
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.400

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.339             0.411             2107       (91,36)
   Routing elements:
      Manhattan distance of X:6, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.411             2107       (97,6) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                                         net          1.260             1.330             296        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.330             296        (97,6) 

################################################################################
Path Detail Report (clk_sys vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.095 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:29, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             3935       (29,48)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (29,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]                        net         0.111             0.183              3         (29,48)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3         (29,43)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:190, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.207             554       (29,43)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.096 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                    inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                    net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:110, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.189             3935       (110,60)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3         (110,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]                        net         0.112             0.184              3         (110,60)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.184              3         (110,55)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:109, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.207             554       (110,55) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.099 (arrival time - required time)                                                                                               
Delay         : 0.115                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.187
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:3, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.189             3935       (3,14) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3          (3,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]                        net         0.115             0.187              3          (3,14)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.187              3          (8,14)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:211, Y:145
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.207             554       (8,14)   

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.105 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.189             3935       (98,50)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              5         (98,50) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]                            net         0.121             0.193              5         (98,50) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.193              5         (103,50)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:116, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.207             554       (103,50) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.107 (arrival time - required time)                                                                                               
Delay         : 0.123                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.384

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:99, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.189             3935       (99,53)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (99,53) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]                        net         0.123             0.195              3         (99,53) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.195              3         (104,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.207             554       (104,53) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.107 (arrival time - required time)                                                                                               
Delay         : 0.123                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.384

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:99, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.189             3935       (99,57)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|Q                   ff          0.072             0.072              3         (99,57) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]                        net         0.123             0.195              3         (99,57) 
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.195              3         (104,57)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:115, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.207             554       (104,57) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.114 (arrival time - required time)                                                                                               
Delay         : 0.130                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.202
--------------------------------------
End-of-path arrival time       : 1.391

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:31, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.189             3935       (31,36)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3         (31,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]                        net         0.130             0.202              3         (31,36)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.202              3         (36,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:183, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.207             554       (36,36)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.143 (arrival time - required time)                                                                                                                       
Delay         : 0.231                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.279
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.349

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.303             2107       (94,16)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                                         net          1.209             1.279             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.279             554       (94,16)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.143 (arrival time - required time)                                                                                                                       
Delay         : 0.231                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.279
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.349

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.303             2107       (94,17)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                                         net          1.209             1.279             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.279             554       (94,17)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.143 (arrival time - required time)                                                                                                                       
Delay         : 0.231                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.303
--------------------------------------
End-of-path arrival time       : 1.492

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.279
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.349

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             3935       (0,162)
clk_sys            net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:126
rstn_sys~FF|CLK    ff           0.000             1.189             3935       (91,36)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2107       (91,36)
rstn_sys                                                                                                                                                        net         0.231             0.303             2107       (91,36)
   Routing elements:
      Manhattan distance of X:3, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.303             2107       (94,18)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                                         net          1.209             1.279             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:141
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.279             554       (94,18)  

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_wdata[46]~FF|CLK                                                    
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12|WDATA[2]
Launch Clock  : clk_sys (RISE)                                                                        
Capture Clock : clk_sys (RISE)                                                                        
Slack         : 0.030 (arrival time - required time)                                                  
Delay         : 0.139                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.100
--------------------------------------
End-of-path arrival time       : 1.289

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
clk_sys                               inpad        0.000             0.000                0       (0,162)
clk_sys                               inpad        0.070             0.070             3935       (0,162)
clk_sys                               net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:118
u_axi4_ctrl/rfifo_wdata[46]~FF|CLK    ff           0.000             1.189             3935       (66,44)

Data Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
u_axi4_ctrl/rfifo_wdata[46]~FF|Q                                                       ff               0.072            0.072              2         (66,44)
u_axi4_ctrl/rfifo_wdata[46]                                                            net              0.139            0.211              2         (66,44)
   Routing elements:
      Manhattan distance of X:3, Y:2
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12|WDATA[2] ram_8192x20     -0.111            0.100              2         (63,42)

Capture Clock Path
                                       name                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================
clk_sys                                                                            inpad           0.000             0.000                0       (0,162)
clk_sys                                                                            inpad           0.070             0.070             3935       (0,162)
clk_sys                                                                            net             1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:63, Y:120
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.189             3935       (63,42)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (126,52)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2         (126,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[2][1]                       net         0.033             0.105              2         (126,52)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2         (126,53)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (126,53)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.035 (arrival time - required time)                                                                              
Delay         : 0.033                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                               inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                               net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935      (141,103)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2        (141,103)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Shift_Q7_Out[1][0]                       net         0.033             0.105              2        (141,103)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2        (141,104)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                               inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                               net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935      (141,104)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:129, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935       (129,52)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2         (129,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[2][0]                       net         0.033             0.105              2         (129,52)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2         (129,53)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:129, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935       (129,53)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:129, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935       (129,51)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2         (129,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[3][0]                       net         0.033             0.105              2         (129,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2         (129,52)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:129, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935       (129,52)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.035 (arrival time - required time)                                                                              
Delay         : 0.033                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (120,78)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2         (120,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Shift_Q7_Out[1][1]                       net         0.033             0.105              2         (120,78)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2         (120,79)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:83
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (120,79)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.035 (arrival time - required time)                                                                              
Delay         : 0.033                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                               inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                               net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             3935      (141,112)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst|Q7     srl8        0.072             0.072              2        (141,112)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Shift_Q7_Out[1][2]                       net         0.033             0.105              2        (141,112)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|D      srl8        0.000             0.105              2        (141,113)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                               inpad        0.070             0.070             3935      (0,162)  
clk_sys                                                                                                               net          1.119             1.189             3935      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             3935      (141,113)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (126,51)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2         (126,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[3][1]                       net         0.033             0.105              2         (126,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2         (126,52)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (126,52)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (126,53)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2         (126,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[1][1]                       net         0.033             0.105              2         (126,53)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2         (126,54)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             3935       (126,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:129, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935       (129,53)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2         (129,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[1][0]                       net         0.033             0.105              2         (129,53)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2         (129,54)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162) 
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162) 
   Routing elements:
      Manhattan distance of X:129, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             3935       (129,54)

################################################################################
Path Detail Report (clk_sys vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.118 (arrival time - required time)                                                                             
Delay         : 0.111                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.189             3935       (71,55)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|Q                 ff          0.072             0.072              2         (71,55)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]                      net         0.111             0.183              2         (71,55)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D     ff          0.000             0.183              2         (71,50)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:71, Y:109
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.184             211        (71,50)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.118 (arrival time - required time)                                                                             
Delay         : 0.111                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:67, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.189             3935       (67,51)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                 ff          0.072             0.072              2         (67,51)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]                      net         0.111             0.183              2         (67,51)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D     ff          0.000             0.183              2         (67,46)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:67, Y:113
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.184             211        (67,46)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.121 (arrival time - required time)                                                                             
Delay         : 0.114                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.375

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:65, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.189             3935       (65,70)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                 ff          0.072             0.072              2         (65,70)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]                      net         0.114             0.186              2         (65,70)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D     ff          0.000             0.186              2         (70,70)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:70, Y:89
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.184             211        (70,70)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.121 (arrival time - required time)                                                                             
Delay         : 0.114                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.375

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:116
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.189             3935       (66,46)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                 ff          0.072             0.072              2         (66,46)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]                      net         0.114             0.186              2         (66,46)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D     ff          0.000             0.186              2         (71,46)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:71, Y:113
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.184             211        (71,46)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:69, Y:93
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.189             3935       (69,69)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF|Q                 ff          0.072             0.072              2         (69,69)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]                      net         0.121             0.193              2         (69,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF|D     ff          0.000             0.193              2         (74,69)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:74, Y:90
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF|CLK    ff           0.000             1.184             211        (74,69)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:69, Y:110
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.189             3935       (69,52)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|Q                 ff          0.072             0.072              2         (69,52)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]                      net         0.121             0.193              2         (69,52)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D     ff          0.000             0.193              2         (74,52)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:74, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.184             211        (74,52)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:104
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.189             3935       (60,58)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                 ff          0.072             0.072              2         (60,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]                      net         0.121             0.193              2         (60,58)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D     ff          0.000             0.193              2         (65,58)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.184             211        (65,58)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:68, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.189             3935       (68,51)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|Q                 ff          0.072             0.072              2         (68,51)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]                      net         0.121             0.193              2         (68,51)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D     ff          0.000             0.193              2         (73,51)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:108
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.184             211        (73,51)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:68, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.189             3935       (68,64)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF|Q                 ff          0.072             0.072              2         (68,64)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]                      net         0.121             0.193              2         (68,64)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF|D     ff          0.000             0.193              2         (73,64)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:95
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF|CLK    ff           0.000             1.184             211        (73,64)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.136 (arrival time - required time)                                                                             
Delay         : 0.129                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                    net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:52, Y:83
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.189             3935       (52,79)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|Q                 ff          0.072             0.072              2         (52,79)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]                      net         0.129             0.201              2         (52,79)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|D     ff          0.000             0.201              2         (57,79)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:80
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.184             211        (57,79)

################################################################################
Path Detail Report (clk_pixel vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.108 (arrival time - required time)                                                                              
Delay         : 0.111                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:90
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.184             211        (65,69)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|Q                  ff          0.072             0.072              2         (65,69)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]                       net         0.111             0.183              2         (65,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D     ff          0.000             0.183              2         (65,64)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:65, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.189             3935       (65,64)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.108 (arrival time - required time)                                                                              
Delay         : 0.111                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:68, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.184             211        (68,61)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|Q                  ff          0.072             0.072              2         (68,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]                       net         0.111             0.183              2         (68,61)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D     ff          0.000             0.183              2         (68,56)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:68, Y:106
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|CLK    ff           0.000             1.189             3935       (68,56)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:66, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.184             211        (66,60)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                  ff          0.072             0.072              2         (66,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]                       net         0.114             0.186              2         (66,60)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D     ff          0.000             0.186              2         (71,60)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:71, Y:102
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.189             3935       (71,60)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.184             211        (57,60)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                  ff          0.072             0.072              2         (57,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]                       net         0.114             0.186              2         (57,60)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D     ff          0.000             0.186              2         (62,60)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:62, Y:102
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.189             3935       (62,60)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.184             211        (65,61)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|Q                  ff          0.072             0.072              2         (65,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]                       net         0.114             0.186              2         (65,61)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D     ff          0.000             0.186              2         (70,61)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:70, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.189             3935       (70,61)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                   
Capture Clock : clk_sys (RISE)                                                                                                     
Slack         : 0.111 (arrival time - required time)                                                                               
Delay         : 0.114                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK    ff           0.000             1.184             211        (65,67)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|Q                  ff          0.072             0.072              2         (65,67)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]                       net         0.114             0.186              2         (65,67)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|D     ff          0.000             0.186              2         (70,67)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:70, Y:95
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|CLK    ff           0.000             1.189             3935       (70,67)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                   
Capture Clock : clk_sys (RISE)                                                                                                     
Slack         : 0.111 (arrival time - required time)                                                                               
Delay         : 0.114                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:66, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK    ff           0.000             1.184             211        (66,67)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|Q                  ff          0.072             0.072              2         (66,67)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]                       net         0.114             0.186              2         (66,67)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|D     ff          0.000             0.186              2         (66,62)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                  inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                  net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:100
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|CLK    ff           0.000             1.189             3935       (66,62)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:97
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.184             211        (69,62)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|Q                  ff          0.072             0.072              2         (69,62)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]                       net         0.114             0.186              2         (69,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D     ff          0.000             0.186              2         (69,57)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:69, Y:105
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|CLK    ff           0.000             1.189             3935       (69,57)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.118 (arrival time - required time)                                                                              
Delay         : 0.121                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:62, Y:104
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.184             211        (62,55)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                  ff          0.072             0.072              2         (62,55)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]                       net         0.121             0.193              2         (62,55)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D     ff          0.000             0.193              2         (67,55)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:67, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.189             3935       (67,55)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.121 (arrival time - required time)                                                                              
Delay         : 0.124                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.184             211        (64,48)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                  ff          0.072             0.072              2         (64,48)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]                       net         0.124             0.196              2         (64,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D     ff          0.000             0.196              2         (69,48)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             3935       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             3935       (0,162)
   Routing elements:
      Manhattan distance of X:69, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.189             3935       (69,48)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_FrameCrop/r_vs_i[0]~FF|CLK     
Path End      : inst_FrameCrop/r_vs_i[1]~FF|D       
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.091 (arrival time - required time)
Delay         : 0.089                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159) 
clk_pixel                          inpad        0.070             0.070             211        (0,159) 
clk_pixel                          net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:90, Y:84
inst_FrameCrop/r_vs_i[0]~FF|CLK    ff           0.000             1.184             211        (90,243)

Data Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
inst_FrameCrop/r_vs_i[0]~FF|Q     ff          0.072             0.072              4         (90,243)
inst_FrameCrop/r_vs_i[0]          net         0.089             0.161              4         (90,243)
   Routing elements:
      Manhattan distance of X:4, Y:0
inst_FrameCrop/r_vs_i[1]~FF|D     ff          0.000             0.161              4         (94,243)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159) 
clk_pixel                          inpad        0.070             0.070             211        (0,159) 
clk_pixel                          net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:94, Y:84
inst_FrameCrop/r_vs_i[1]~FF|CLK    ff           0.000             1.184             211        (94,243)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF|CLK              
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                      
Capture Clock : clk_pixel (RISE)                                                                                      
Slack         : 0.094 (arrival time - required time)                                                                  
Delay         : 0.092                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                          name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================
clk_pixel                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF|CLK    ff           0.000             1.184             211        (64,67)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF|Q                     ff          0.072             0.072              5         (64,67)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]                          net         0.092             0.164              5         (64,67)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|D     ff          0.000             0.164              5         (65,67)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:65, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK    ff           0.000             1.184             211        (65,67)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF|CLK              
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                      
Capture Clock : clk_pixel (RISE)                                                                                      
Slack         : 0.096 (arrival time - required time)                                                                  
Delay         : 0.094                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                          name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================
clk_pixel                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF|CLK    ff           0.000             1.184             211        (64,67)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF|Q                     ff          0.072             0.072              5         (64,67)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]                          net         0.059             0.131              5         (64,67)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32429|in[1]                                                                                           lut         0.035             0.166              5         (66,67)
LUT__32429|out                                                                                             lut         0.000             0.166              2         (66,67)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|D     ff          0.000             0.166              2         (66,67)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:66, Y:92
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK    ff           0.000             1.184             211        (66,67)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/hcnt[6]~FF|CLK         
Path End      : lcd_hs~FF|D                         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.103 (arrival time - required time)
Delay         : 0.101                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             211        (0,159) 
clk_pixel                      net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:90, Y:96
u_lcd_driver/hcnt[6]~FF|CLK    ff           0.000             1.184             211        (90,255)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/hcnt[6]~FF|Q     ff          0.072             0.072              5         (90,255)
u_lcd_driver/hcnt[6]          net         0.066             0.138              5         (90,255)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__32455|in[1]              lut         0.035             0.173              5         (90,259)
LUT__32455|out                lut         0.000             0.173              2         (90,259)
lcd_hs~FF|D                   ff          0.000             0.173              2         (90,259)

Capture Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000               0        (0,159) 
clk_pixel        inpad        0.070             0.070             211        (0,159) 
clk_pixel        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:90, Y:100
lcd_hs~FF|CLK    ff           0.000             1.184             211        (90,259)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:102
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             211        (64,57)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|Q    ff           0.072             0.072              2         (64,57)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]         net          0.073             0.145              2         (64,57)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i2|I0          adder        0.034             0.179              2         (64,57)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i2|O           adder        0.000             0.179              8         (64,57)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|D    ff           0.000             0.179              8         (64,57)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:102
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             211        (64,57)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|CLK    ff           0.000             1.184             211        (64,60)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|Q    ff           0.072             0.072              5         (64,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]         net          0.073             0.145              5         (64,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i5|I0          adder        0.034             0.179              5         (64,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i5|O           adder        0.000             0.179              8         (64,60)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|D    ff           0.000             0.179              8         (64,60)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|CLK    ff           0.000             1.184             211        (64,60)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:100
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|CLK    ff           0.000             1.184             211        (64,59)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|Q    ff           0.072             0.072              5         (64,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]         net          0.073             0.145              5         (64,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i4|I0          adder        0.034             0.179              5         (64,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i4|O           adder        0.000             0.179              8         (64,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|D    ff           0.000             0.179              8         (64,59)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:100
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|CLK    ff           0.000             1.184             211        (64,59)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|CLK    ff           0.000             1.184             211        (64,61)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|Q    ff           0.072             0.072              5         (64,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]         net          0.073             0.145              5         (64,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i6|I0          adder        0.034             0.179              5         (64,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i6|O           adder        0.000             0.179              8         (64,61)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|D    ff           0.000             0.179              8         (64,61)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:98
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|CLK    ff           0.000             1.184             211        (64,61)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:103
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|CLK    ff           0.000             1.184             211        (64,56)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|Q    ff           0.072             0.072              2         (64,56)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]         net          0.073             0.145              2         (64,56)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i1|I0          adder        0.034             0.179              2         (64,56)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i1|O           adder        0.000             0.179              8         (64,56)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|D    ff           0.000             0.179              8         (64,56)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:103
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|CLK    ff           0.000             1.184             211        (64,56)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|CLK    ff           0.000             1.184             211        (64,58)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|Q    ff           0.072             0.072              4         (64,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]         net          0.073             0.145              4         (64,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i3|I0          adder        0.034             0.179              4         (64,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i3|O           adder        0.000             0.179              8         (64,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|D    ff           0.000             0.179              8         (64,58)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:64, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|CLK    ff           0.000             1.184             211        (64,58)

---------- Path Details for Min Critical Paths (end) ---------------

