Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 28 17:54:36 2019
| Host         : DESKTOP-EU3M2RB running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_race_game_methodology_drc_routed.rpt -pb top_race_game_methodology_drc_routed.pb -rpx top_race_game_methodology_drc_routed.rpx
| Design       : top_race_game
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 78
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 14         |
| TIMING-17 | Warning  | Non-clocked sequential cell                | 19         |
| TIMING-18 | Warning  | Missing input or output delay              | 27         |
| TIMING-20 | Warning  | Non-clocked latch                          | 18         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_12, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_13, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin M1/led_index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin M1/led_index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin M1/led_index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin M1/led_strobe_reg[7]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on miso relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ps2c relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ps2d relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on a relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on aud_on relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on d relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on e relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on f relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on mosi relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on pwm relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on rgb_out[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on rgb_out[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on rgb_out[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on rgb_out[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on rgb_out[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on rgb_out[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on rgb_out[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on rgb_out[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on rgb_out[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on rgb_out[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on rgb_out[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on rgb_out[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on sclk relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ss relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch race_graph/mytext/bit_addr_reg[0] cannot be properly analyzed as its control pin race_graph/mytext/bit_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch race_graph/mytext/bit_addr_reg[1] cannot be properly analyzed as its control pin race_graph/mytext/bit_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch race_graph/mytext/bit_addr_reg[2] cannot be properly analyzed as its control pin race_graph/mytext/bit_addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[0] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[10] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[1] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[2] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[3] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[4] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[5] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[6] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[7] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[8] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch race_graph/mytext/rom_addr_reg[9] cannot be properly analyzed as its control pin race_graph/mytext/rom_addr_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch race_graph/mytext/text_rgb_reg[0] cannot be properly analyzed as its control pin race_graph/mytext/text_rgb_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch race_graph/mytext/text_rgb_reg[10] cannot be properly analyzed as its control pin race_graph/mytext/text_rgb_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch race_graph/mytext/text_rgb_reg[4] cannot be properly analyzed as its control pin race_graph/mytext/text_rgb_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch race_graph/mytext/text_rgb_reg[8] cannot be properly analyzed as its control pin race_graph/mytext/text_rgb_reg[8]/G is not reached by a timing clock
Related violations: <none>


