LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY COUNTER_3 IS 
	PORT( 
		CLK : in std_logic;
		E : in std_logic;
		CLR: in std_logic;
		R : out std_logic_vector (2 downto 0) :=(others => '0')
		);
END COUNTER_3;


ARCHITECTURE arq_COUNTER OF COUNTER IS

--R <= '0' when CLR = '1' else R when rising_edge(CLK) and CE = '1';
	
	COMPONENT register_D_R
   GENERIC (
      WIDTH : POSITIVE := 1
   );
	PORT(
		CLK : IN std_logic;
		RST : IN std_logic;
		D : IN std_logic_vector(WIDTH-1 downto 0);          
		Q : OUT std_logic_vector(WIDTH-1 downto 0)
		);
	END COMPONENT;


COMPONENT SOMADOR
	PORT( A : in std_logic_vector(3 downto 0):=(others => '0');
			B : in std_logic_vector(3 downto 0);
			CI : in std_logic;
			R : out std_logic_vector (3 downto 0):=(others => '0')
			);
END COMPONENT;

SIGNAL  SR: std_logic_vector(3 downto 0):=(others => '0');
SIGNAL RS: std_logic_vector(3 downto 0):=(others => '0');

	

BEGIN
	
 
USOMADOR : SOMADOR port map (
	A => RS,
	B(0) => '1',
	B(1) => '0',
	B(2) => '0',
	B(3) => '0',
	CI => '0',
	R => SR
	);
	

	
UREGISTOR : REGISTOR port map (
		CLK => CLK,
		RST => RST,
		D => RS,
		Q => SR
		
	R <= RS;

	
END arq_COUNTER;