/**
 * @brief       functions.c
 * @details     Functions.
 *
 *
 * @return      N/A
 *
 * @author      Manuel Caballero
 * @date        16/January/2020
 * @version     16/January/2020   The ORIGIN
 * @pre         N/A
 * @warning     N/A
 */


#include "functions.h"

/**
 * @brief       void Conf_Range ( void )
 * @details     It configures the voltage scaling configuration: 1.2V ( Range 3 ).
 *
 *
 * @return      N/A
 *
 * @author      Manuel Caballero
 * @date        16/January/2020
 * @version		16/January/2020   The ORIGIN
 * @pre         N/A
 * @warning     Make sure that the f_CORE <= 4.2MHz.
 */
void Conf_Range ( void )
{
	/* Wait until Regulator is ready in the selected voltage range	 */
	while ( ( PWR->CSR & PWR_CSR_VOSF_Msk ) == PWR_CSR_VOSF );

	/* Voltage scaling configuration: 1.2V ( range 3 )	 */
	PWR->CR	&=	 ~( PWR_CR_VOS );
	PWR->CR	|=	  ( PWR_CR_VOS_0 | PWR_CR_VOS_1 );

	/* Wait until Regulator is ready in the selected voltage range	 */
	while ( ( PWR->CSR & PWR_CSR_VOSF_Msk ) == PWR_CSR_VOSF );
}



/**
 * @brief       void Conf_GPIO ( void )
 * @details     It configures GPIOs.
 *
 *					LEDs:
 * 						- LD1:	PB_5
 * 						- LD2:	PA_5
 * 						- LD3:	PB_6
 * 						- LD4:	PB_7
 *
 * 					UART2:
 * 						- UART2_TX:	PA_2
 * 						- UART2_RX:	PA_3
 *
 * 					I2C1:
 * 						- I2C1_SDA:	PB_9
 * 						- I2C1_SCL:	PB_8
 *
 * @return      N/A
 *
 * @author      Manuel Caballero
 * @date        16/January/2020
 * @version		10/September/2021   I2C1: GPIOs pull-up, very high speed and open drain.
 * 				06/September/2021   I2C1 was added.
 * 				16/January/2020   	The ORIGIN
 * @pre         N/A
 * @warning     N/A
 */
void Conf_GPIO ( void )
{
	/* GPIOA and GPIOB Periph clocks enable	 */
	RCC->IOPENR	|=	 ( RCC_IOPENR_GPIOAEN | RCC_IOPENR_GPIOBEN );

	/* GPIOB Mode: General purpose output mode	 */
	GPIOB->MODER	&=	~( GPIO_MODER_MODE5 | GPIO_MODER_MODE6 | GPIO_MODER_MODE7 );
	GPIOB->MODER	|=	 ( GPIO_MODER_MODE5_0 | GPIO_MODER_MODE6_0 | GPIO_MODER_MODE7_0 );

	/* GPIOB Output type: Output push-pull	 */
	GPIOB->OTYPER	&=	~( GPIO_OTYPER_OT_5 | GPIO_OTYPER_OT_6 | GPIO_OTYPER_OT_7 );

	/* GPIOB Output speed: Low speed	 */
	GPIOB->OSPEEDR	&=	~( GPIO_OSPEEDER_OSPEED5 | GPIO_OSPEEDER_OSPEED6 | GPIO_OSPEEDER_OSPEED7 );

	/* GPIOB Output: No pull-up, pull-down	 */
	GPIOB->PUPDR	&=	~( GPIO_PUPDR_PUPD5 | GPIO_PUPDR_PUPD6 | GPIO_PUPDR_PUPD7 );

	/* GPIOB Output: PA_5, PA_6 and PA_7 reset	 */
	GPIOB->BSRR	|=	 ( GPIO_BSRR_BR_5 | GPIO_BSRR_BR_6 | GPIO_BSRR_BR_7 );

	/* GPIOA Mode: General purpose output mode	 */
	GPIOA->MODER	&=	~( GPIO_MODER_MODE5 );
	GPIOA->MODER	|=	 GPIO_MODER_MODE5_0;

	/* GPIOA Output type: Output push-pull	 */
	GPIOA->OTYPER	&=	~GPIO_OTYPER_OT_5;

	/* GPIOA Output speed: Low speed	 */
	GPIOA->OSPEEDR	&=	~GPIO_OSPEEDER_OSPEED5;

	/* GPIOA Output: No pull-up, pull-down	 */
	GPIOA->PUPDR	&=	~GPIO_PUPDR_PUPD5;

	/* GPIOA Output: PB_6 reset	 */
	GPIOA->BSRR	|=	 GPIO_BSRR_BR_5;

	/* UART2:
	 * 	- Alternate function mode
	 */
	GPIOA->MODER	&=	~( GPIO_MODER_MODE2 | GPIO_MODER_MODE3 );
	GPIOA->MODER	|=	 ( GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1 );

	GPIOA->AFR[0]	&=	~( GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3 );
	GPIOA->AFR[0]	|=	 ( ( 0b0100 << GPIO_AFRL_AFSEL2_Pos ) | ( 0b0100 << GPIO_AFRL_AFSEL3_Pos ) );

	/* I2C1:
	 * 	- Alternate function mode
	 * 	- Output open-drain
	 * 	- Very high speed
	 * 	- Pull-up enabled
	 */
	GPIOB->MODER	&=	~( GPIO_MODER_MODE8 | GPIO_MODER_MODE9 );
	GPIOB->MODER	|=	 ( GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1 );

	GPIOB->AFR[1]	&=	~( GPIO_AFRH_AFSEL8 | GPIO_AFRH_AFSEL9 );
	GPIOB->AFR[1]	|=	 ( ( 0b0100 << GPIO_AFRH_AFSEL8_Pos ) | ( 0b0100 << GPIO_AFRH_AFSEL9_Pos ) );

	GPIOB->OTYPER	|=	 ( GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_9);

	GPIOB->OSPEEDR	|=	 ( GPIO_OSPEEDER_OSPEED8_0 | GPIO_OSPEEDER_OSPEED8_1 | GPIO_OSPEEDER_OSPEED9_0 | GPIO_OSPEEDER_OSPEED9_1 );

	GPIOB->PUPDR	&=	~( GPIO_PUPDR_PUPD8 | GPIO_PUPDR_PUPD9 );
	GPIOB->PUPDR	|=	 ( GPIO_PUPDR_PUPD8_0 | GPIO_PUPDR_PUPD9_0 );
}



/**
 * @brief       void Conf_UART2 ( uint32_t , uint32_t )
 * @details     It configures UART2.
 *
 *				- UART2:
 * 					-- UART2 BaudRate = 115200, 8-bit, 1-bit STOP, NO Parity
 * 					-- Tx/Rx Interrupts ENABLED
 *
 *
 * @param[in]    myCK:			UART Clock ( f_CK ).
 * @param[in]    myBaudRate:	UART baud rate.
 *
 * @param[out]   N/A.
 *
 *
 *
 * @return      Status of Conf_UART5.
 *
 * @author      Manuel Caballero
 * @date        16/January/2020
 * @version		16/January/2020   The ORIGIN
 *
 * @pre         OVER8 is calculated automatically
 * @warning     N/A
 */
uart_status_t Conf_UART2 ( uint32_t myCK, uint32_t myBaudRate )
{
	uint32_t	myUSARTDIV	=	0UL;


	/* UART clock enable	 */
	RCC->APB1ENR	|=	 RCC_APB1ENR_USART2EN;

	/* UART2:
	 * 	- Disable UART2
	 */
	USART2->CR1	&=	~USART_CR1_UE;

	/* UART2:
	 * 	- Worth length: Start bit, 8 data bits, 1 stop bits.
	 * 	- Parity control disabled
	 * 	- Transmitter is disabled
	 * 	- Receiver is disabled
	 */
	USART2->CR1	&=	~( USART_CR1_M1 | USART_CR1_OVER8 | USART_CR1_PCE | USART_CR1_TE | USART_CR1_RE );

	/* UART2:
	 * 	- Auto baud rate detection is disabled
	 * 	- TX pin signal works using the standard logic levels
	 * 	- RX pin signal works using the standard logic levels
	 * 	- TX/RX pins are used as defined in standard pinout
	 * 	- 1 stop bit
	 * 	- CK pin disabled
	 */
	USART2->CR2	&=	~( USART_CR2_ABREN | USART_CR2_TXINV | USART_CR2_RXINV | USART_CR2_SWAP | USART_CR2_STOP | USART_CR2_CLKEN );

	/* UART2:
	 * 	- CTS hardware flow control disabled
	 * 	- RTS hardware flow control disabled
	 * 	- DMA mode is disabled for transmission
	 * 	- DMA mode is disabled for reception
	 * 	- Smartcard Mode disabled
	 * 	- NACK transmission in case of parity error is disabled
	 * 	- Half duplex mode is not selected
	 * 	- IrDA disabled
	 * 	- Error interrupt enable: Interrupt is inhibited
	 */
	USART2->CR3	&=	~( USART_CR3_CTSE | USART_CR3_RTSE | USART_CR3_DMAT | USART_CR3_DMAR | USART_CR3_SCEN | USART_CR3_NACK | USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_EIE );


	/* UART2
	 *  - Check oversampling by 16 if it isnÂ´t possible, try oversampling by 8. NOTE: It rounds the result by default.
	 */
	USART2->BRR	&=	~( USART_BRR_DIV_FRACTION | USART_BRR_DIV_MANTISSA );

	myUSARTDIV	 =	(uint32_t)( ( myCK / myBaudRate ) + 0.5 );
	if ( myUSARTDIV >= 16 )
	{
		/* Oversampling by 16	 */
		USART2->CR1	&=	~( USART_CR1_OVER8 );

		/* Update mantissa	 */
		USART2->BRR	|=	 ( myUSARTDIV & USART_BRR_DIV_MANTISSA_Msk );
	}
	else
	{
		/* Check oversampling by 8	 */
		myUSARTDIV	*=	 2UL;
		if ( myUSARTDIV >= 16 )
		{
			/* Oversampling by 8	 */
			USART2->CR1	|=	 USART_CR1_OVER8;

			/* Update mantissa	 */
			USART2->BRR	|=	 ( ( myUSARTDIV & USART_BRR_DIV_MANTISSA_Msk ) >> 1UL );
			USART2->BRR	&=	 0b011;																						// BRR[3] must be kept cleared
		}
		else
		{
			return UART_OVERSAMPLING_INCOMPATIBLE;
		}
	}

	/* Update fraction	 */
	USART2->BRR	|=	 ( myUSARTDIV & USART_BRR_DIV_FRACTION_Msk );

	/* UART5 Interrupts
	 *  - Clear all interrupt flags ( in those supported modes )
	 */
	USART2->ICR	|=	 ( USART_ICR_PECF | USART_ICR_FECF | USART_ICR_NCF | USART_ICR_ORECF | USART_ICR_IDLECF | USART_ICR_TCCF | USART_ICR_CMCF );

	NVIC_SetPriority ( USART2_IRQn, 1 ); 								// Set Priority to 1
	NVIC_EnableIRQ   ( USART2_IRQn );  									// Enable UART2_IRQn interrupt in NVIC

	/* Enable UART2, TX, RX and RX interrupt	 */
	USART2->CR1	|=	 ( USART_CR1_TCIE | USART_CR1_RE | USART_CR1_RXNEIE | USART_CR1_UE );


	return UART_SUCCESS;
}



/**
 * @brief       void Conf_TimerTIM2 ( uint32_t )
 * @details     It configures timer TIM2.
 *
 *				-TIM2:
 * 					-- f_TIM2 = myCLK / ( PSC + 1 ) = 2.097MHz / ( 999 + 1 ) = 2.097 kHz
 * 					-- Interrupt ENABLED.
 * 					-- Overflow: Every 1 second ( ARR / f_TIM2 ) = ( 2097 / 2097 ) = 1
 * 						--- Downcounter.
 * 						--- Prescaler = 1000 - 1 = 999.
 * 						--- ARR = 2097.
 *
 * @param[in]    myCLK:	Timer TIM2 clock.
 *
 * @param[out]   N/A.
 *
 *
 *
 * @return      NA
 *
 * @author      Manuel Caballero
 * @date        01/October/2019
 * @version		01/October/2019   The ORIGIN
 * @pre         N/A
 * @warning     N/A
 */
void Conf_TimerTIM2 ( uint32_t myCLK )
{
	/* Timer TIM2 clock enable	 */
	RCC->APB1ENR	|=	 RCC_APB1ENR_TIM2EN;

	/* Timer TIM2:
	 * 	- Disable timer TIM2
	 * 	- Clock division: t_DTS = t_CK_INT
	 * 	- Edge-aligned mode
	 * 	- Counter is not stopped at update event
	 * 	- UEV enabled
	 */
	TIM2->CR1	&=	~( TIM_CR1_CEN | TIM_CR1_CKD | TIM_CR1_CMS | TIM_CR1_DIR | TIM_CR1_OPM | TIM_CR1_UDIS );

	/* Timer TIM2:
	 *  - Master mode
	 */
	TIM2->SMCR	&=	~( TIM_SMCR_SMS | TIM_SMCR_TS );

	/* Reset counter	 */
	TIM2->CNT	 =	 (uint16_t)0U;
	TIM2->PSC	 =	 (uint16_t)( 1000U - 1U );									// Prescaler = 999
	TIM2->ARR	 =	 (uint16_t)( 1 * ( myCLK / ( TIM2->PSC + 1U ) ) + 0.5 );	// Overflow every ~ 1s: f_Timer TIM2: myCLK / ( PSC + 1 ) = 2.097MHz / ( 999 + 1 ) = 2.097 kHz )

	/* Clear Update interrupt flag	 */
	TIM2->SR	&=	~( TIM_SR_UIF );

	/* Enable Interrupt	 */
	NVIC_SetPriority ( TIM2_IRQn, 1 ); 								// Set Priority to 1
	NVIC_EnableIRQ   ( TIM2_IRQn );  								// Enable TIM2_IRQn interrupt in NVIC

	/* Update interrupt enable	 */
	TIM2->DIER	|=	 ( TIM_DIER_UIE );

	/* Timer TIM2:
	 * 	- Auto-reload preload enable
	 * 	- Only counter overflow/underflow generates an update interrupt
	 * 	- Counter used as downcounter
	 */
	TIM2->CR1	|=	 ( TIM_CR1_ARPE | TIM_CR1_URS | TIM_CR1_DIR );
}
