// Seed: 4026788770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign id_1 = id_2 - 1;
  wire id_6;
  assign id_3 = 1 && 1'h0;
  wire id_7;
endmodule
module module_1 (
    input wire id_0
    , id_9,
    input tri id_1,
    inout wor id_2,
    output wor id_3,
    output wor id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7
);
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9
  );
endmodule
