V 000049 55 7842 1702630150907 iomodule_vote_pkg
(_unit VHDL(iomodule_vote_pkg 0 89(iomodule_vote_pkg 0 343))
	(_version vf1)
	(_time 1702630150910 2023.12.15 09:49:10)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code a0a7acf7f6f7a0b6f6a7a5a6b5faa2a6a5a5f6a7a6a6f6)
	(_ent
		(_time 1702630150907)
	)
	(_object
		(_cnst(_int C_MAX_FIT_SIZE -5 0 100(_ent((i 32)))))
		(_cnst(_int C_MAX_PIT_SIZE -5 0 101(_ent((i 32)))))
		(_cnst(_int C_MAX_GPO_SIZE -5 0 102(_ent((i 32)))))
		(_cnst(_int C_UART_PROG_CNT_SIZE -5 0 103(_ent((i 20)))))
		(_type(_int FIT_COUNT_Pos 0 106(_scalar (_dto i 31 i 0))))
		(_cnst(_int FIT_INTERRUPT_Pos -5 0 107(_ent((i 32)))))
		(_cnst(_int FIT_TOGGLE_Pos -5 0 108(_ent((i 33)))))
		(_cnst(_int C_FIT_VOTE_SIZE -5 0 110(_ent((i 34)))))
		(_type(_int FIT1_Pos 0 111(_scalar (_dto i 33 i 0))))
		(_type(_int FIT2_Pos 0 112(_scalar (_dto i 67 i 34))))
		(_type(_int FIT3_Pos 0 113(_scalar (_dto i 101 i 68))))
		(_type(_int FIT4_Pos 0 114(_scalar (_dto i 135 i 102))))
		(_type(_int UART_BAUD_FIT_Pos 0 117(_scalar (_dto i 34 i 0))))
		(_type(_int UART_BAUD_REG_Pos 0 118(_scalar (_dto i 54 i 35))))
		(_type(_int UART_BAUD_CNT_Pos 0 120(_scalar (_dto i 74 i 55))))
		(_cnst(_int UART_BAUD_EN16_Pos -5 0 122(_ent((i 75)))))
		(_cnst(_int PARITY_ERROR_Pos -5 0 125(_ent((i 0)))))
		(_cnst(_int FRAME_ERROR_Pos -5 0 126(_ent((i 1)))))
		(_cnst(_int OVERRUN_ERROR_Pos -5 0 127(_ent((i 2)))))
		(_cnst(_int ERROR_INTERRUPT_Pos -5 0 128(_ent((i 3)))))
		(_type(_int UART_CONTROL_Pos 0 130(_scalar (_dto i 79 i 76))))
		(_cnst(_int UART_TX_DIV16_Pos -5 0 134(_ent((i 0)))))
		(_cnst(_int UART_TX_DATA_ENABLE_Pos -5 0 135(_ent((i 1)))))
		(_cnst(_int UART_TX_START_Pos -5 0 136(_ent((i 2)))))
		(_cnst(_int UART_TX_DATABITS_Pos -5 0 137(_ent((i 3)))))
		(_type(_int UART_TX_MUX_SEL_Pos 0 138(_scalar (_dto i 6 i 4))))
		(_cnst(_int UART_TX_DATA_IS_SENT_Pos -5 0 139(_ent((i 7)))))
		(_cnst(_int UART_TX_SERIAL_DATA_Pos -5 0 140(_ent((i 8)))))
		(_cnst(_int UART_TX_Pos -5 0 141(_ent((i 9)))))
		(_cnst(_int UART_TX_CALC_PARITY_Pos -5 0 142(_ent((i 10)))))
		(_cnst(_int UART_TX_RUN_Pos -5 0 143(_ent((i 11)))))
		(_cnst(_int UART_TX_SEL_PARITY_Pos -5 0 144(_ent((i 12)))))
		(_type(_int UART_TX_FIFO_DOUT_Pos 0 145(_scalar (_dto i 20 i 13))))
		(_cnst(_int UART_TX_BUFFER_EMPTY_Pos -5 0 146(_ent((i 21)))))
		(_type(_int UART_TRANSMIT_Pos 0 148(_scalar (_dto i 101 i 80))))
		(_cnst(_int UART_RX_PREVIOUS_RX_Pos -5 0 152(_ent((i 0)))))
		(_cnst(_int UART_RX_START_EDGE_DETECTED_Pos -5 0 153(_ent((i 1)))))
		(_cnst(_int UART_RX_RUNNING_Pos -5 0 154(_ent((i 2)))))
		(_cnst(_int UART_RX_RECYCLE_Pos -5 0 155(_ent((i 3)))))
		(_cnst(_int UART_RX_STOP_BIT_POSITION_Pos -5 0 156(_ent((i 4)))))
		(_cnst(_int UART_RX_CALC_PARITY_Pos -5 0 157(_ent((i 5)))))
		(_cnst(_int UART_RX_MID_START_BIT_Pos -5 0 158(_ent((i 6)))))
		(_type(_int UART_RX_SERIAL_TO_PARALLEL_Pos 0 159(_scalar (_dto i 15 i 7))))
		(_cnst(_int UART_RX_NEW_RX_DATA_WRITE_Pos -5 0 161(_ent((i 16)))))
		(_cnst(_int UART_RX_DATA_EXISTS_Pos -5 0 162(_ent((i 17)))))
		(_type(_int UART_RX_DATA_I_Pos 0 163(_scalar (_dto i 25 i 18))))
		(_type(_int UART_RX_DATA_Pos 0 165(_scalar (_dto i 33 i 26))))
		(_type(_int UART_RECEIVE_Pos 0 168(_scalar (_dto i 135 i 102))))
		(_cnst(_int UART_CORE_low -5 0 171(_ent((i 0)))))
		(_cnst(_int UART_CORE_high -5 0 172(_ent((i 135)))))
		(_type(_int UART_CORE_Pos 0 173(_scalar (_dto i 135 i 0))))
		(_cnst(_int PULSE_SYNC -5 0 176(_ent((i 2)))))
		(_cnst(_int PULSE_SYNC_KEEP_Pos -5 0 177(_ent((i 0)))))
		(_cnst(_int PULSE_SYNC_PULSE_Pos -5 0 178(_ent((i 1)))))
		(_type(_int PULSE_SYNC_Pos 0 179(_scalar (_dto i 1 i 0))))
		(_cnst(_int TMR_DISABLE_UART_CLK_Pos -5 0 182(_ent((i 136)))))
		(_type(_int WRITE_TX_DATA_Pos 0 183(_scalar (_dto i 138 i 137))))
		(_type(_int WRITE_DATA_Pos 0 184(_scalar (_dto i 146 i 139))))
		(_type(_int WRITE_BAUD_Pos 0 185(_scalar (_dto i 148 i 147))))
		(_type(_int BAUD_DATA_Pos 0 186(_scalar (_dto i 168 i 149))))
		(_type(_int RX_DATA_RECEIVED_Pos 0 187(_scalar (_dto i 170 i 169))))
		(_type(_int RX_DATA_Pos 0 188(_scalar (_dto i 178 i 171))))
		(_type(_int READ_RX_DATA_Pos 0 189(_scalar (_dto i 180 i 179))))
		(_cnst(_int READ_RX_PULSE_Pos -5 0 190(_ent((i 181)))))
		(_type(_int UART_STATUS_READ_Pos 0 191(_scalar (_dto i 183 i 182))))
		(_type(_int UART_STATUS_Pos 0 192(_scalar (_dto i 191 i 184))))
		(_cnst(_int UART_STATUS_READ_PULSE_Pos -5 0 193(_ent((i 192)))))
		(_type(_int UART_RX_INTERRUPT_Pos 0 194(_scalar (_dto i 194 i 193))))
		(_type(_int UART_TX_INTERRUPT_Pos 0 195(_scalar (_dto i 196 i 195))))
		(_type(_int UART_ERROR_INTERRUPT_Pos 0 196(_scalar (_dto i 198 i 197))))
		(_cnst(_int UART_ASYNC_low -5 0 199(_ent((i 136)))))
		(_cnst(_int UART_ASYNC_high -5 0 200(_ent((i 198)))))
		(_type(_int UART_ASYNC_Pos 0 201(_scalar (_dto i 198 i 136))))
		(_cnst(_int UART_low -5 0 204(_ent((i 136)))))
		(_cnst(_int UART_high -5 0 205(_ent((i 334)))))
		(_type(_int UART_Pos 0 206(_scalar (_dto i 334 i 136))))
		(_type(_int GPO1_Pos 0 209(_scalar (_dto i 366 i 335))))
		(_type(_int GPO2_Pos 0 211(_scalar (_dto i 398 i 367))))
		(_type(_int GPO3_Pos 0 212(_scalar (_dto i 430 i 399))))
		(_type(_int GPO4_Pos 0 213(_scalar (_dto i 462 i 431))))
		(_type(_int PIT_PRELOAD_VALUE_Pos 0 216(_scalar (_dto i 31 i 0))))
		(_cnst(_int PIT_RELOAD_Pos -5 0 217(_ent((i 32)))))
		(_cnst(_int PIT_COUNT_EN_Pos -5 0 218(_ent((i 33)))))
		(_cnst(_int PIT_COUNT_LOAD_N_Pos -5 0 219(_ent((i 34)))))
		(_cnst(_int PIT_PRELOAD_WRITTEN_Pos -5 0 220(_ent((i 35)))))
		(_type(_int PIT_COUNT_Pos 0 221(_scalar (_dto i 67 i 36))))
		(_cnst(_int PIT_INTERRUPT_I_Pos -5 0 223(_ent((i 68)))))
		(_cnst(_int PIT_TOGGLE_I_Pos -5 0 224(_ent((i 69)))))
		(_cnst(_int PIT_VOTE_SIZE -5 0 225(_ent((i 70)))))
		(_type(_int PIT1_Pos 0 227(_scalar (_dto i 532 i 463))))
		(_type(_int PIT2_Pos 0 228(_scalar (_dto i 602 i 533))))
		(_type(_int PIT3_Pos 0 229(_scalar (_dto i 672 i 603))))
		(_type(_int PIT4_Pos 0 230(_scalar (_dto i 742 i 673))))
		(_type(_int IRQ_INTERRUPT_Pos 0 233(_scalar (_dto i 31 i 0))))
		(_type(_int IRQ_INTR_PRESENT_Pos 0 234(_scalar (_dto i 63 i 32))))
		(_type(_int IRQ_CISR_Pos 0 236(_scalar (_dto i 95 i 64))))
		(_type(_int IRQ_CIER_Pos 0 238(_scalar (_dto i 127 i 96))))
		(_type(_int IRQ_CIMR_Pos 0 239(_scalar (_dto i 159 i 128))))
		(_type(_int IRQ_CIVR_Pos 0 240(_scalar (_dto i 164 i 160))))
		(_type(_int IRQ_FAST_STATE_Pos 0 241(_scalar (_dto i 166 i 165))))
		(_cnst(_int IRQ_INTC_IRQ_Pos -5 0 242(_ent((i 167)))))
		(_cnst(_int IRQ_DO_FAST_ACK_Pos -5 0 243(_ent((i 168)))))
		(_cnst(_int IRQ_RST_CIPR_RD_Pos -5 0 244(_ent((i 169)))))
		(_cnst(_int IRQ_VOTE_SIZE -5 0 245(_ent((i 170)))))
		(_type(_int IRQ_Pos 0 248(_scalar (_dto i 912 i 743))))
		(_cnst(_int VOTE_SIZE -5 0 250(_ent((i 913)))))
		(_type(_int ~STD_LOGIC_VECTOR{1023~downto~0}~16 0 347(_array -4((_dto i 1023 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1023~downto~0}~162 0 348(_array -4((_dto i 1023 i 0)))))
		(_subprogram
			(_int vote 0 0 361(_ent(_func)))
			(_int vote 1 0 370(_ent(_func)))
			(_int vote 2 0 390(_ent(_func)))
			(_int vote 3 0 399(_ent(_func)))
			(_int vote 4 0 427(_ent(_func)))
			(_int vote 5 0 436(_ent(_func)))
			(_int vote 6 0 345(_arch(_func)))
			(_int vote 7 0 381(_arch(_func)))
			(_int vote 8 0 408(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . IOModule_Vote_Pkg 9 -1)
)
V 000045 55 993 1702630150915 iomodule_funcs
(_unit VHDL(iomodule_funcs 0 533(iomodule_funcs 0 550))
	(_version vf1)
	(_time 1702630150918 2023.12.15 09:49:10)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code aaada6fdadfdaabcf9acbef1feacf9acafaffcacac)
	(_ent
		(_time 1702630150915)
	)
	(_object
		(_type(_int TARGET_FAMILY_TYPE 0 535(_enum1 non_RTL RTL (_to i 0 i 1))))
		(_subprogram
			(_int String_To_Family 0 0 601(_ent(_func)))
			(_int LowerCase_Char 1 0 552(_arch(_func -3 -3)))
			(_int LowerCase_String 2 0 572(_arch(_func -1 -1)))
			(_int Equal_String 3 0 583(_arch(_func)))
		)
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(7107698)
	)
	(_model . iomodule_funcs 4 -1)
)
V 000044 55 823           1702630150923 IMP
(_unit VHDL(xil_scan_reset_control 0 703(imp 0 712))
	(_version vf1)
	(_time 1702630150924 2023.12.15 09:49:10)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code aaaca7fdf2fdadbffdafb9f0f8acabacffaffcada8)
	(_ent
		(_time 1702630150921)
	)
	(_object
		(_port(_int Scan_En -1 0 705(_ent(_in))))
		(_port(_int Scan_Reset_Sel -1 0 706(_ent(_in))))
		(_port(_int Scan_Reset -1 0 707(_ent(_in))))
		(_port(_int Functional_Reset -1 0 708(_ent(_in))))
		(_port(_int Reset -1 0 709(_ent(_out))))
		(_prcs
			(line__715(_arch 0 0 715(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . IMP 1 -1)
)
V 000044 55 3927          1702630151195 IMP
(_unit VHDL(xil_srl16e 0 726(imp 0 750))
	(_version vf1)
	(_time 1702630151196 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code c2c4cc97c995c5d791c4d19991c491c1c3c1c4c4c7)
	(_ent
		(_time 1702630150927)
	)
	(_comp
		(unisim.VCOMPONENTS.SRL16E
			(_object
				(_type(_int ~BIT_VECTOR~1513052 1 109271(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 109271(_ent(_string \"0000000000000000"\))))
				(_gen(_int IS_CLK_INVERTED -4 1 109271(_ent((i 0)))))
				(_port(_int Q -6 1 109271(_ent (_out))))
				(_port(_int A0 -6 1 109271(_ent (_in))))
				(_port(_int A1 -6 1 109271(_ent (_in))))
				(_port(_int A2 -6 1 109271(_ent (_in))))
				(_port(_int A3 -6 1 109271(_ent (_in))))
				(_port(_int CE -6 1 109271(_ent (_in))))
				(_port(_int CLK -6 1 109271(_ent (_in))))
				(_port(_int D -6 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Use_unisim 0 754(_if 3)
		(_inst XIL_SRL16E_I1 0 755(_comp unisim.VCOMPONENTS.SRL16E)
			(_gen
				((INIT)(_code 4))
			)
			(_port
				((Q)(Q))
				((A0)(A0))
				((A1)(A1))
				((A2)(A2))
				((A3)(A3))
				((CE)(CE))
				((CLK)(CLK))
				((D)(D))
			)
			(_use(_ent unisim SRL16E)
				(_gen
					((INIT)(_code 5))
				)
			)
		)
	)
	(_generate Use_RTL 0 769(_if 6)
		(_generate Static_Values 0 776(_if 7)
			(_object
				(_prcs
					(line__778(_arch 0 0 778(_assignment(_trgt(1))(_sens(2)(3)(4)(5))(_mon))))
				)
			)
		)
		(_generate Dynamic_Values 0 781(_if 8)
			(_object
				(_prcs
					(line__783(_arch 1 0 783(_assignment(_trgt(1))(_sens(9)(2)(3)(4)(5))(_mon))))
					(line__785(_arch 2 0 785(_prcs(_trgt(9))(_sens(7)(9(d_14_0))(0)(6)(8))(_dssslsensitivity 1))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~15~downto~0~13 0 770(_scalar (_dto i 15 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 770(_array -5((_dto i 15 i 0)))))
			(_sig(_int shift_reg 3 0 770(_arch(_uni(_code 9)))))
			(_type(_int ~NATURAL~range~15~downto~0~131 0 771(_scalar (_dto i 15 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 771(_array -5((_dto i 15 i 0)))))
			(_cnst(_int shift_reg_const 5 0 771(_arch gms(_code 10))))
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 728(_ent gms)))
		(_type(_int ~STRING~12 0 729(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 729(_ent gms)))
		(_gen(_int C_STATIC -3 0 730 \false\ (_ent gms((i 0)))))
		(_type(_int ~BIT_VECTOR~12 0 731(_array -4((_uto i 0 i 2147483647)))))
		(_gen(_int INIT 1 0 731(_ent gms(_string \"0000000000000000"\))))
		(_port(_int Config_Reset -5 0 733(_ent(_in))))
		(_port(_int Q -5 0 734(_ent(_out))))
		(_port(_int A0 -5 0 735(_ent(_in))))
		(_port(_int A1 -5 0 736(_ent(_in))))
		(_port(_int A2 -5 0 737(_ent(_in))))
		(_port(_int A3 -5 0 738(_ent(_in))))
		(_port(_int CE -5 0 739(_ent(_in))))
		(_port(_int CLK -5 0 740(_ent(_in)(_event))))
		(_port(_int D -5 0 741(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext std.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(2 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(28526)
	)
	(_model . IMP 11 -1)
)
V 000044 55 3889          1702630151201 IMP
(_unit VHDL(xil_srlc16e 0 810(imp 0 834))
	(_version vf1)
	(_time 1702630151202 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code c2c4cc97c995c5d79094d19991c491c4c1c1c3c1c4)
	(_ent
		(_time 1702630151199)
	)
	(_comp
		(unisim.VCOMPONENTS.SRLC16E
			(_object
				(_type(_int ~BIT_VECTOR~1513059 1 109271(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 109271(_ent(_string \"0000000000000000"\))))
				(_gen(_int IS_CLK_INVERTED -3 1 109271(_ent((i 0)))))
				(_port(_int Q -5 1 109271(_ent (_out))))
				(_port(_int Q15 -5 1 109271(_ent (_out))))
				(_port(_int A0 -5 1 109271(_ent (_in))))
				(_port(_int A1 -5 1 109271(_ent (_in))))
				(_port(_int A2 -5 1 109271(_ent (_in))))
				(_port(_int A3 -5 1 109271(_ent (_in))))
				(_port(_int CE -5 1 109271(_ent (_in))))
				(_port(_int CLK -5 1 109271(_ent (_in))))
				(_port(_int D -5 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Use_unisim 0 838(_if 3)
		(_inst XIL_SRL16CE_I1 0 839(_comp unisim.VCOMPONENTS.SRLC16E)
			(_gen
				((INIT)(_code 4))
			)
			(_port
				((Q)(Q))
				((Q15)(Q15))
				((A0)(A0))
				((A1)(A1))
				((A2)(A2))
				((A3)(A3))
				((CE)(CE))
				((CLK)(CLK))
				((D)(D))
			)
			(_use(_ent unisim SRLC16E)
				(_gen
					((INIT)(_code 5))
				)
			)
		)
	)
	(_generate Use_RTL 0 854(_if 6)
		(_object
			(_type(_int ~NATURAL~range~15~downto~0~13 0 855(_scalar (_dto i 15 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 855(_array -4((_dto i 15 i 0)))))
			(_sig(_int shift_reg 3 0 855(_arch(_uni(_code 7)))))
			(_type(_int ~NATURAL~range~15~downto~0~131 0 856(_scalar (_dto i 15 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 856(_array -4((_dto i 15 i 0)))))
			(_cnst(_int shift_reg_const 5 0 856(_arch gms(_code 8))))
			(_prcs
				(line__861(_arch 0 0 861(_assignment(_trgt(1))(_sens(10)(3)(4)(5)(6))(_mon))))
				(line__862(_arch 1 0 862(_assignment(_alias((Q15)(shift_reg(15))))(_simpleassign BUF)(_trgt(2))(_sens(10(15))))))
				(line__864(_arch 2 0 864(_prcs(_trgt(10))(_sens(8)(10(d_14_0))(0)(7)(9))(_dssslsensitivity 1))))
			)
		)
		(_part (10(15))
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 812(_ent gms)))
		(_type(_int ~STRING~12 0 813(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 813(_ent gms)))
		(_type(_int ~BIT_VECTOR~12 0 814(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int INIT 1 0 814(_ent gms(_string \"0000000000000000"\))))
		(_port(_int Config_Reset -4 0 816(_ent(_in))))
		(_port(_int Q -4 0 817(_ent(_out))))
		(_port(_int Q15 -4 0 818(_ent(_out))))
		(_port(_int A0 -4 0 819(_ent(_in))))
		(_port(_int A1 -4 0 820(_ent(_in))))
		(_port(_int A2 -4 0 821(_ent(_in))))
		(_port(_int A3 -4 0 822(_ent(_in))))
		(_port(_int CE -4 0 823(_ent(_in))))
		(_port(_int CLK -4 0 824(_ent(_in)(_event))))
		(_port(_int D -4 0 825(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext std.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(2 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(28526)
	)
	(_model . IMP 9 -1)
)
V 000044 55 1645          1702630151207 IMP
(_unit VHDL(mb_muxcy 0 887(imp 0 902))
	(_version vf1)
	(_time 1702630151208 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code c2c59097c296c0d494c2d7999bc4c1c5cbc496c4c0)
	(_ent
		(_time 1702630151205)
	)
	(_comp
		(unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -3 1 109271(_ent (_out))))
				(_port(_int CI -3 1 109271(_ent (_in))))
				(_port(_int DI -3 1 109271(_ent (_in))))
				(_port(_int S -3 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 905(_if 1)
		(_object
			(_prcs
				(line__907(_arch 0 0 907(_assignment(_trgt(0))(_sens(1)(2)(3)))))
			)
		)
	)
	(_generate Using_FPGA 0 910(_if 2)
		(_inst Native 0 912(_comp unisim.VCOMPONENTS.MUXCY_L)
			(_port
				((LO)(LO))
				((CI)(CI))
				((DI)(DI))
				((S)(S))
			)
			(_use(_ent unisim MUXCY_L)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 889(_ent gms)))
		(_port(_int LO -2 0 892(_ent(_out))))
		(_port(_int CI -2 0 893(_ent(_in))))
		(_port(_int DI -2 0 894(_ent(_in))))
		(_port(_int S -2 0 895(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 1534          1702630151213 IMP
(_unit VHDL(mb_xorcy 0 929(imp 0 943))
	(_version vf1)
	(_time 1702630151214 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9e999d98cedbc6cf8a979fcacfcbc5ca98cace)
	(_ent
		(_time 1702630151211)
	)
	(_comp
		(unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -3 1 109271(_ent (_out))))
				(_port(_int CI -3 1 109271(_ent (_in))))
				(_port(_int LI -3 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 946(_if 1)
		(_object
			(_prcs
				(line__948(_arch 0 0 948(_assignment(_trgt(0))(_sens(1)(2)))))
			)
		)
	)
	(_generate Using_FPGA 0 951(_if 2)
		(_inst Native 0 953(_comp unisim.VCOMPONENTS.XORCY)
			(_port
				((O)(O))
				((CI)(CI))
				((LI)(LI))
			)
			(_use(_ent unisim XORCY)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 931(_ent gms)))
		(_port(_int O -2 0 934(_ent(_out))))
		(_port(_int CI -2 0 935(_ent(_in))))
		(_port(_int LI -2 0 936(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 2114          1702630151219 IMP
(_unit VHDL(mb_muxcy_xorcy 0 969(imp 0 985))
	(_version vf1)
	(_time 1702630151220 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9e999d98ceda9a9dd99795cacfcbc5c99acbc4)
	(_ent
		(_time 1702630151217)
	)
	(_comp
		(unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -3 1 109271(_ent (_out))))
				(_port(_int CI -3 1 109271(_ent (_in))))
				(_port(_int DI -3 1 109271(_ent (_in))))
				(_port(_int S -3 1 109271(_ent (_in))))
			)
		)
		(unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -3 1 109271(_ent (_out))))
				(_port(_int CI -3 1 109271(_ent (_in))))
				(_port(_int LI -3 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 988(_if 2)
		(_object
			(_prcs
				(line__990(_arch 0 0 990(_assignment(_trgt(0))(_sens(2)(4)))))
				(line__991(_arch 1 0 991(_assignment(_trgt(1))(_sens(2)(3)(4)))))
			)
		)
	)
	(_generate Using_FPGA 0 994(_if 3)
		(_inst Native_I1 0 996(_comp unisim.VCOMPONENTS.MUXCY_L)
			(_port
				((LO)(LO))
				((CI)(CI))
				((DI)(DI))
				((S)(S))
			)
			(_use(_ent unisim MUXCY_L)
			)
		)
		(_inst Native_I2 0 1003(_comp unisim.VCOMPONENTS.XORCY)
			(_port
				((O)(O))
				((CI)(CI))
				((LI)(S))
			)
			(_use(_ent unisim XORCY)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 971(_ent gms)))
		(_port(_int O -2 0 974(_ent(_out))))
		(_port(_int LO -2 0 975(_ent(_out))))
		(_port(_int CI -2 0 976(_ent(_in))))
		(_port(_int DI -2 0 977(_ent(_in))))
		(_port(_int S -2 0 978(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . IMP 4 -1)
)
V 000044 55 2191          1702630151225 IMP
(_unit VHDL(mb_fdr 0 1019(imp 0 1035))
	(_version vf1)
	(_time 1702630151226 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9e999d98cedac99fd8979fca98cacec99acaca)
	(_ent
		(_time 1702630151223)
	)
	(_comp
		(unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -2 1 109271(_ent((i 0)))))
				(_port(_int Q -4 1 109271(_ent (_out))))
				(_port(_int C -4 1 109271(_ent (_in))))
				(_port(_int D -4 1 109271(_ent (_in))))
				(_port(_int R -4 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1038(_if 3)
		(_object
			(_sig(_int q_o -3 0 1047(_arch(_uni(_code 4)))))
			(_prcs
				(line__1049(_arch 0 0 1049(_assignment(_alias((Q)(q_o)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
				(line__1050(_arch 1 0 1050(_prcs(_trgt(4))(_sens(1)(2)(3))(_dssslsensitivity 1))))
			)
			(_subprogram
				(_int To_StdLogic 2 0 1039(_arch(_func -3 -2)))
			)
		)
	)
	(_generate Using_FPGA 0 1062(_if 5)
		(_inst Native 0 1064(_comp unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)(_code 6))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((D)(D))
				((R)(R))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)(_code 7))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1021(_ent gms)))
		(_gen(_int INIT -2 0 1022 \'0'\ (_ent gms((i 0)))))
		(_port(_int Q -3 0 1025(_ent(_out))))
		(_port(_int C -3 0 1026(_ent(_in)(_event))))
		(_port(_int D -3 0 1027(_ent(_in))))
		(_port(_int R -3 0 1028(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 8 -1)
)
V 000044 55 2457          1702630151231 IMP
(_unit VHDL(mb_fdre 0 1084(imp 0 1101))
	(_version vf1)
	(_time 1702630151232 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9e999d98cedacecad8979fcac9ca98cacec99a)
	(_ent
		(_time 1702630151229)
	)
	(_comp
		(unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -2 1 109271(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -2 1 109271(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -2 1 109271(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -2 1 109271(_ent((i 0)))))
				(_port(_int Q -4 1 109271(_ent (_out(_code 3)))))
				(_port(_int C -4 1 109271(_ent (_in))))
				(_port(_int CE -4 1 109271(_ent (_in))))
				(_port(_int D -4 1 109271(_ent (_in))))
				(_port(_int R -4 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1104(_if 4)
		(_object
			(_sig(_int q_o -3 0 1113(_arch(_uni(_code 5)))))
			(_prcs
				(line__1115(_arch 0 0 1115(_assignment(_alias((Q)(q_o)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
				(line__1116(_arch 1 0 1116(_prcs(_trgt(5))(_sens(1)(3)(4))(_dssslsensitivity 1)(_read(2)))))
			)
			(_subprogram
				(_int To_StdLogic 2 0 1105(_arch(_func -3 -2)))
			)
		)
	)
	(_generate Using_FPGA 0 1128(_if 6)
		(_inst Native 0 1130(_comp unisim.VCOMPONENTS.FDRE)
			(_gen
				((INIT)(_code 7))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
			(_use(_ent unisim FDRE)
				(_gen
					((INIT)(_code 8))
				)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1086(_ent gms)))
		(_gen(_int INIT -2 0 1087 \'0'\ (_ent gms((i 0)))))
		(_port(_int Q -3 0 1090(_ent(_out))))
		(_port(_int C -3 0 1091(_ent(_in)(_event))))
		(_port(_int CE -3 0 1092(_ent(_in))))
		(_port(_int D -3 0 1093(_ent(_in))))
		(_port(_int R -3 0 1094(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.X01(2 X01)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 9 -1)
)
V 000044 55 2457          1702630151237 IMP
(_unit VHDL(mb_fdse 0 1151(imp 0 1168))
	(_version vf1)
	(_time 1702630151238 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9e999d98cedacecad8979ecac9ca98cacec99a)
	(_ent
		(_time 1702630151235)
	)
	(_comp
		(unisim.VCOMPONENTS.FDSE
			(_object
				(_gen(_int INIT -2 1 109271(_ent((i 1)))))
				(_gen(_int IS_C_INVERTED -2 1 109271(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -2 1 109271(_ent((i 0)))))
				(_gen(_int IS_S_INVERTED -2 1 109271(_ent((i 0)))))
				(_port(_int Q -4 1 109271(_ent (_out(_code 3)))))
				(_port(_int C -4 1 109271(_ent (_in))))
				(_port(_int CE -4 1 109271(_ent (_in))))
				(_port(_int D -4 1 109271(_ent (_in))))
				(_port(_int S -4 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1171(_if 4)
		(_object
			(_sig(_int q_o -3 0 1180(_arch(_uni(_code 5)))))
			(_prcs
				(line__1182(_arch 0 0 1182(_assignment(_alias((Q)(q_o)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
				(line__1183(_arch 1 0 1183(_prcs(_trgt(5))(_sens(1)(3)(4))(_dssslsensitivity 1)(_read(2)))))
			)
			(_subprogram
				(_int To_StdLogic 2 0 1172(_arch(_func -3 -2)))
			)
		)
	)
	(_generate Using_FPGA 0 1195(_if 6)
		(_inst Native 0 1197(_comp unisim.VCOMPONENTS.FDSE)
			(_gen
				((INIT)(_code 7))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((S)(S))
			)
			(_use(_ent unisim FDSE)
				(_gen
					((INIT)(_code 8))
				)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1153(_ent gms)))
		(_gen(_int INIT -2 0 1154 \'1'\ (_ent gms((i 1)))))
		(_port(_int Q -3 0 1157(_ent(_out))))
		(_port(_int C -3 0 1158(_ent(_in)(_event))))
		(_port(_int CE -3 0 1159(_ent(_in))))
		(_port(_int D -3 0 1160(_ent(_in))))
		(_port(_int S -3 0 1161(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.X01(2 X01)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 9 -1)
)
V 000044 55 1653          1702630151243 IMP
(_unit VHDL(mb_mult_and 0 1218(imp 0 1233))
	(_version vf1)
	(_time 1702630151244 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9e999d98ceda9acdd996cecbc8c99acacdca99)
	(_ent
		(_time 1702630151241)
	)
	(_comp
		(unisim.VCOMPONENTS.MULT_AND
			(_object
				(_port(_int LO -4 1 109271(_ent (_out))))
				(_port(_int I0 -4 1 109271(_ent (_in))))
				(_port(_int I1 -4 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1236(_if 1)
		(_object
			(_prcs
				(line__1238(_arch 0 0 1238(_assignment(_trgt(0))(_sens(1)(2)))))
			)
		)
	)
	(_generate Using_FPGA 0 1241(_if 2)
		(_inst Native 0 1243(_comp unisim.VCOMPONENTS.MULT_AND)
			(_port
				((LO)(LO))
				((I0)(I0))
				((I1)(I1))
			)
			(_use(_ent unisim MULT_AND)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1220(_ent gms)))
		(_gen(_int INIT -2 0 1221 \'0'\ (_ent((i 0)))))
		(_port(_int LO -3 0 1224(_ent(_out))))
		(_port(_int I0 -3 0 1225(_ent(_in))))
		(_port(_int I1 -3 0 1226(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 2807          1702630151249 IMP
(_unit VHDL(mb_lut3 0 1260(imp 0 1276))
	(_version vf1)
	(_time 1702630151250 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code d6d18484d282d4c086d6c38d83d5d5d082d0d4d380)
	(_ent
		(_time 1702630151247)
	)
	(_comp
		(unisim.VCOMPONENTS.LUT3
			(_object
				(_type(_int ~BIT_VECTOR~155325 1 109271(_array -2((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 1 1 109271(_ent(_string \"00000000"\))))
				(_port(_int O -7 1 109271(_ent (_out))))
				(_port(_int I0 -7 1 109271(_ent (_in))))
				(_port(_int I1 -7 1 109271(_ent (_in))))
				(_port(_int I2 -7 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1279(_if 1)
		(_object
			(_type(_int ~NATURAL~range~7~downto~0~13 0 1280(_scalar (_dto i 7 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 1280(_array -3((_dto i 7 i 0)))))
			(_cnst(_int INIT_reg 2 0 1280(_arch gms(_code 2))))
			(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1283(_array -3((_dto i 2 i 0)))))
			(_var(_int I_reg 3 0 1283(_prcs 0)))
			(_var(_int I0_v -3 0 1284(_prcs 0)))
			(_var(_int I1_v -3 0 1284(_prcs 0)))
			(_var(_int I2_v -3 0 1284(_prcs 0)))
			(_prcs
				(line__1282(_arch 0 0 1282(_prcs(_simple)(_trgt(0))(_sens(1)(2)(3))(_mon))))
			)
		)
	)
	(_generate Using_FPGA 0 1295(_if 3)
		(_inst Native 0 1297(_comp unisim.VCOMPONENTS.LUT3)
			(_gen
				((INIT)(_code 4))
			)
			(_port
				((O)(O))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
			)
			(_use(_ent unisim LUT3)
				(_gen
					((INIT)(_code 5))
				)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1262(_ent gms)))
		(_type(_int ~BIT_VECTOR~12 0 1263(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int INIT 0 0 1263(_ent gms(_string \"00000000"\))))
		(_port(_int O -3 0 1266(_ent(_out))))
		(_port(_int I0 -3 0 1267(_ent(_in))))
		(_port(_int I1 -3 0 1268(_ent(_in))))
		(_port(_int I2 -3 0 1269(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(2 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . IMP 6 -1)
)
V 000044 55 1647          1702630151255 IMP
(_unit VHDL(mb_muxf5 0 1317(imp 0 1332))
	(_version vf1)
	(_time 1702630151256 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code d6d18484d282d4c080d6c38d8fd0d0d5d3d082d0d4)
	(_ent
		(_time 1702630151253)
	)
	(_comp
		(unisim.VCOMPONENTS.MUXF5
			(_object
				(_port(_int O -3 1 109271(_ent (_out))))
				(_port(_int I0 -3 1 109271(_ent (_in))))
				(_port(_int I1 -3 1 109271(_ent (_in))))
				(_port(_int S -3 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1335(_if 1)
		(_object
			(_prcs
				(line__1337(_arch 0 0 1337(_assignment(_trgt(0))(_sens(1)(2)(3)))))
			)
		)
	)
	(_generate Using_FPGA 0 1340(_if 2)
		(_inst Native 0 1342(_comp unisim.VCOMPONENTS.MUXF5)
			(_port
				((O)(O))
				((I0)(I0))
				((I1)(I1))
				((S)(S))
			)
			(_use(_ent unisim MUXF5)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1319(_ent gms)))
		(_port(_int O -2 0 1322(_ent(_out))))
		(_port(_int I0 -2 0 1323(_ent(_in))))
		(_port(_int I1 -2 0 1324(_ent(_in))))
		(_port(_int S -2 0 1325(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 1647          1702630151261 IMP
(_unit VHDL(mb_muxf6 0 1359(imp 0 1374))
	(_version vf1)
	(_time 1702630151262 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code d6d18484d282d4c080d6c38d8fd0d0d5d0d082d0d4)
	(_ent
		(_time 1702630151259)
	)
	(_comp
		(unisim.VCOMPONENTS.MUXF6
			(_object
				(_port(_int O -3 1 109271(_ent (_out))))
				(_port(_int I0 -3 1 109271(_ent (_in))))
				(_port(_int I1 -3 1 109271(_ent (_in))))
				(_port(_int S -3 1 109271(_ent (_in))))
			)
		)
	)
	(_generate Using_RTL 0 1377(_if 1)
		(_object
			(_prcs
				(line__1379(_arch 0 0 1379(_assignment(_trgt(0))(_sens(1)(2)(3)))))
			)
		)
	)
	(_generate Using_FPGA 0 1382(_if 2)
		(_inst Native 0 1384(_comp unisim.VCOMPONENTS.MUXF6)
			(_port
				((O)(O))
				((I0)(I0))
				((I1)(I1))
				((S)(S))
			)
			(_use(_ent unisim MUXF6)
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 1361(_ent gms)))
		(_port(_int O -2 0 1364(_ent(_out))))
		(_port(_int I0 -2 0 1365(_ent(_in))))
		(_port(_int I1 -2 0 1366(_ent(_in))))
		(_port(_int S -2 0 1367(_ent(_in))))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.BOOLEAN(2 BOOLEAN)))
	)
	(_use(.(iomodule_funcs))(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 4119          1702630151267 IMP
(_unit VHDL(mb_sync_bit 0 1490(imp 0 1509))
	(_version vf1)
	(_time 1702630151268 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code d6d18484d282d4c184d4cf8cd2d0d5d380d0d4d0df)
	(_ent
		(_time 1702630151265)
	)
	(_comp
		(xil_scan_reset_control
			(_object
				(_port(_int Scan_En -2 0 1513(_ent (_in))))
				(_port(_int Scan_Reset_Sel -2 0 1514(_ent (_in))))
				(_port(_int Scan_Reset -2 0 1515(_ent (_in))))
				(_port(_int Functional_Reset -2 0 1516(_ent (_in))))
				(_port(_int Reset -2 0 1517(_ent (_out))))
			)
		)
	)
	(_generate Synchronize 0 1527(_if 9)
		(_generate use_sync_reset 0 1539(_if 10)
			(_object
				(_prcs
					(Sync_Rst_DFFs(_arch 1 0 1542(_prcs(_trgt(8(1))(8))(_sens(0)(7)(8)(5))(_dssslsensitivity 1))))
				)
			)
			(_split (8)
			)
		)
		(_generate use_async_reset 0 1559(_if 11)
			(_inst scan_reset_control_i 0 1564(_comp xil_scan_reset_control)
				(_port
					((Scan_En)(Scan_En))
					((Scan_Reset_Sel)(Scan_Reset_Sel))
					((Scan_Reset)(Scan_Reset))
					((Functional_Reset)(reset))
					((Reset)(async_reset))
				)
				(_use(_ent . xil_scan_reset_control)
				)
			)
			(_object
				(_sig(_int async_reset -2 0 1560(_arch(_uni)(_event))))
				(_prcs
					(Async_Rst_DFFs(_arch 2 0 1572(_prcs(_trgt(8(1))(8))(_sens(9)(0)(8)(5))(_dssslsensitivity 2))))
				)
			)
			(_split (8)
			)
		)
		(_object
			(_sig(_int reset -2 0 1528(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~to~C_LEVELS~13 0 1529(_scalar (_to i 1 c 12))))
			(_type(_int ~STD_LOGIC_VECTOR{1~to~C_LEVELS}~13 0 1529(_array -2((_to i 1 c 13)))))
			(_sig(_int sync 1 0 1529(_arch(_uni(_code 14)))))
			(_prcs
				(line__1535(_arch 0 0 1535(_assignment(_trgt(7))(_sens(1)))))
				(line__1586(_arch 3 0 1586(_assignment(_trgt(6))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate Single_Synchronize 0 1591(_if 15)
		(_generate use_sync_reset 0 1601(_if 16)
			(_object
				(_prcs
					(Sync_Rst_DFFs(_arch 5 0 1604(_prcs(_trgt(11))(_sens(0)(10)(5))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate use_async_reset 0 1618(_if 17)
			(_inst scan_reset_control_i 0 1623(_comp xil_scan_reset_control)
				(_port
					((Scan_En)(Scan_En))
					((Scan_Reset_Sel)(Scan_Reset_Sel))
					((Scan_Reset)(Scan_Reset))
					((Functional_Reset)(reset))
					((Reset)(async_reset))
				)
				(_use(_ent . xil_scan_reset_control)
				)
			)
			(_object
				(_sig(_int async_reset -2 0 1619(_arch(_uni)(_event))))
				(_prcs
					(Async_Rst_DFFs(_arch 6 0 1631(_prcs(_trgt(11))(_sens(12)(0)(5))(_dssslsensitivity 2))))
				)
			)
		)
		(_object
			(_sig(_int reset -2 0 1592(_arch(_uni))))
			(_sig(_int sync -2 0 1593(_arch(_uni(_code 18)))))
			(_prcs
				(line__1597(_arch 4 0 1597(_assignment(_trgt(10))(_sens(1)))))
				(line__1642(_arch 7 0 1642(_assignment(_alias((Synced)(sync)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			)
		)
	)
	(_generate No_Synchronize 0 1647(_if 19)
		(_object
			(_prcs
				(line__1649(_arch 8 0 1649(_assignment(_alias((Synced)(Raw)))(_simpleassign BUF)(_trgt(6))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen(_int C_LEVELS -1 0 1492 \2\ (_ent gms((i 2)))))
		(_gen(_int C_RESET_VALUE -2 0 1493 \'0'\ (_ent gms((i 2)))))
		(_gen(_int C_RESET_SYNCHRONOUS -3 0 1494 \true\ (_ent gms((i 1)))))
		(_gen(_int C_RESET_ACTIVE_HIGH -3 0 1495 \true\ (_ent gms((i 1)))))
		(_port(_int Clk -2 0 1497(_ent(_in)(_event))))
		(_port(_int Rst -2 0 1498(_ent(_in))))
		(_port(_int Scan_En -2 0 1499(_ent(_in))))
		(_port(_int Scan_Reset_Sel -2 0 1500(_ent(_in))))
		(_port(_int Scan_Reset -2 0 1501(_ent(_in))))
		(_port(_int Raw -2 0 1502(_ent(_in))))
		(_port(_int Synced -2 0 1503(_ent(_out))))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . IMP 20 -1)
)
V 000044 55 2815          1702630151273 IMP
(_unit VHDL(mb_sync_vec 0 1661(imp 0 1678))
	(_version vf1)
	(_time 1702630151274 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code d6d18484d282d4c1d687cf8cd2d0d5d380d1d0d0d3)
	(_ent
		(_time 1702630151271)
	)
	(_comp
		(mb_sync_bit
			(_object
				(_gen(_int C_LEVELS -1 0 1682(_ent)))
				(_gen(_int C_RESET_VALUE -2 0 1683(_ent)))
				(_gen(_int C_RESET_SYNCHRONOUS -3 0 1684(_ent)))
				(_gen(_int C_RESET_ACTIVE_HIGH -3 0 1685(_ent)))
				(_port(_int Clk -2 0 1687(_ent (_in))))
				(_port(_int Rst -2 0 1688(_ent (_in))))
				(_port(_int Scan_En -2 0 1689(_ent (_in))))
				(_port(_int Scan_Reset_Sel -2 0 1690(_ent (_in))))
				(_port(_int Scan_Reset -2 0 1691(_ent (_in))))
				(_port(_int Raw -2 0 1692(_ent (_in))))
				(_port(_int Synced -2 0 1693(_ent (_out))))
			)
		)
	)
	(_generate sync_bits 0 1698(_for 2 )
		(_inst sync_bit 0 1701(_comp mb_sync_bit)
			(_gen
				((C_LEVELS)(_code 0))
				((C_RESET_VALUE)(_code 1))
				((C_RESET_SYNCHRONOUS)(_code 2))
				((C_RESET_ACTIVE_HIGH)(_code 3))
			)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((Scan_En)(Scan_En))
				((Scan_Reset_Sel)(Scan_Reset_Sel))
				((Scan_Reset)(Scan_Reset))
				((Raw)(Raw(_object 5)))
				((Synced)(Synced(_object 5)))
			)
			(_use(_ent . mb_sync_bit)
				(_gen
					((C_LEVELS)(_code 4))
					((C_RESET_VALUE)(_code 5))
					((C_RESET_SYNCHRONOUS)(_code 6))
					((C_RESET_ACTIVE_HIGH)(_code 7))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 1698(_arch)))
		)
	)
	(_object
		(_gen(_int C_LEVELS -1 0 1663 \2\ (_ent((i 2)))))
		(_gen(_int C_RESET_VALUE -2 0 1664 \'0'\ (_ent((i 2)))))
		(_gen(_int C_RESET_SYNCHRONOUS -3 0 1665 \true\ (_ent((i 1)))))
		(_gen(_int C_RESET_ACTIVE_HIGH -3 0 1666 \true\ (_ent((i 1)))))
		(_gen(_int C_WIDTH -1 0 1667(_ent gms)))
		(_port(_int Clk -2 0 1669(_ent(_in))))
		(_port(_int Rst -2 0 1670(_ent(_in((i 2))))))
		(_port(_int Scan_En -2 0 1671(_ent(_in))))
		(_port(_int Scan_Reset_Sel -2 0 1672(_ent(_in((i 2))))))
		(_port(_int Scan_Reset -2 0 1673(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WIDTH-1}~12 0 1674(_array -2((_to i 0 c 8)))))
		(_port(_int Raw 0 0 1674(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WIDTH-1}~122 0 1675(_array -2((_to i 0 c 9)))))
		(_port(_int Synced 1 0 1675(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_WIDTH-1~13 0 1698(_scalar (_to i 0 c 10))))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . IMP 11 -1)
)
V 000044 55 2922          1702630151279 IMP
(_unit VHDL(mb_sync_reset 0 1724(imp 0 1741))
	(_version vf1)
	(_time 1702630151280 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code d6d18484d282d4c1d3d3cf8cd2d0d5d380d1d4d0d3)
	(_ent
		(_time 1702630151277)
	)
	(_comp
		(xil_scan_reset_control
			(_object
				(_port(_int Scan_En -2 0 1745(_ent (_in))))
				(_port(_int Scan_Reset_Sel -2 0 1746(_ent (_in))))
				(_port(_int Scan_Reset -2 0 1747(_ent (_in))))
				(_port(_int Functional_Reset -2 0 1748(_ent (_in))))
				(_port(_int Reset -2 0 1749(_ent (_out))))
			)
		)
	)
	(_inst scan_reset_control_i 0 1766(_comp xil_scan_reset_control)
		(_port
			((Scan_En)(Scan_En))
			((Scan_Reset_Sel)(Scan_Reset_Sel))
			((Scan_Reset)(Scan_Reset))
			((Functional_Reset)(preset))
			((Reset)(async_preset))
		)
		(_use(_ent . xil_scan_reset_control)
		)
	)
	(_generate Synchronize 0 1775(_if 6)
		(_object
			(_type(_int ~NATURAL~range~1~to~C_LEVELS~13 0 1776(_scalar (_to i 1 c 7))))
			(_type(_int ~STD_LOGIC_VECTOR{1~to~C_LEVELS}~13 0 1776(_array -2((_to i 1 c 8)))))
			(_sig(_int sync 1 0 1776(_arch(_uni(_code 9)))))
			(_prcs
				(Reset_DFFs(_arch 1 0 1781(_prcs(_trgt(8(1))(8))(_sens(0)(7)(8)(4))(_dssslsensitivity 1))))
				(line__1793(_arch 2 0 1793(_assignment(_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
		(_split (8)
		)
	)
	(_generate Single_Synchronize 0 1797(_if 10)
		(_object
			(_sig(_int sync -2 0 1798(_arch(_uni(_code 11)))))
			(_prcs
				(Reset_DFFs(_arch 3 0 1801(_prcs(_trgt(9))(_sens(0)(7)(4))(_dssslsensitivity 1))))
				(line__1810(_arch 4 0 1810(_assignment(_alias((Synced)(sync)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			)
		)
	)
	(_generate No_Synchronize 0 1814(_if 12)
		(_object
			(_prcs
				(line__1816(_arch 5 0 1816(_assignment(_alias((Synced)(Raw)))(_simpleassign BUF)(_trgt(5))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen(_int C_LEVELS -1 0 1726 \2\ (_ent gms((i 2)))))
		(_gen(_int C_RESET_VALUE -2 0 1727 \'1'\ (_ent gms((i 3)))))
		(_gen(_int C_RESET_ACTIVE_HIGH -3 0 1728 \true\ (_ent((i 1)))))
		(_port(_int Clk -2 0 1730(_ent(_in)(_event))))
		(_port(_int Scan_En -2 0 1731(_ent(_in))))
		(_port(_int Scan_Reset_Sel -2 0 1732(_ent(_in))))
		(_port(_int Scan_Reset -2 0 1733(_ent(_in))))
		(_port(_int Raw -2 0 1734(_ent(_in))))
		(_port(_int Synced -2 0 1735(_ent(_out))))
		(_sig(_int preset -2 0 1752(_arch(_uni))))
		(_sig(_int async_preset -2 0 1753(_arch(_uni))))
		(_prcs
			(line__1762(_arch 0 0 1762(_assignment(_trgt(6))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . IMP 13 -1)
)
V 000044 55 6755          1702630151285 IMP
(_unit VHDL(pulse_sync 0 1829(imp 0 1848))
	(_version vf1)
	(_time 1702630151286 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code e0e6e6b2e5b7e7f7b7b0f5b9e7e7e3e7e9e6b5e6e3)
	(_ent
		(_time 1702630151283)
	)
	(_comp
		(mb_sync_bit
			(_object
				(_gen(_int C_LEVELS -1 0 1852(_ent)))
				(_gen(_int C_RESET_VALUE -2 0 1853(_ent)))
				(_gen(_int C_RESET_SYNCHRONOUS -3 0 1854(_ent)))
				(_gen(_int C_RESET_ACTIVE_HIGH -3 0 1855(_ent)))
				(_port(_int Clk -2 0 1857(_ent (_in))))
				(_port(_int Rst -2 0 1858(_ent (_in))))
				(_port(_int Scan_En -2 0 1859(_ent (_in))))
				(_port(_int Scan_Reset_Sel -2 0 1860(_ent (_in))))
				(_port(_int Scan_Reset -2 0 1861(_ent (_in))))
				(_port(_int Raw -2 0 1862(_ent (_in))))
				(_port(_int Synced -2 0 1863(_ent (_out))))
			)
		)
	)
	(_generate TMR_Yes 0 1926(_if 17)
		(_object
			(_prcs
				(line__1929(_arch 2 0 1929(_assignment(_alias((ToVote(1))(pulseD_dst)))(_trgt(2(1)))(_sens(20)))))
				(line__1930(_arch 3 0 1930(_assignment(_alias((ToVote(0))(pulse_keepD_src)))(_trgt(2(0)))(_sens(14)))))
				(line__1932(_arch 4 0 1932(_assignment(_trgt(15))(_sens(14)(0(0))(1(0))))))
				(line__1936(_arch 5 0 1936(_assignment(_trgt(21))(_sens(20)(0(1))(1(1))))))
			)
		)
	)
	(_generate TMR_No 0 1942(_if 18)
		(_object
			(_prcs
				(line__1943(_arch 6 0 1943(_assignment(_trgt(2)))))
				(line__1945(_arch 7 0 1945(_assignment(_alias((pulse_keepD_src_voted)(pulse_keepD_src)))(_simpleassign BUF)(_trgt(15))(_sens(14)))))
				(line__1946(_arch 8 0 1946(_assignment(_alias((pulseD_dst_voted)(pulseD_dst)))(_simpleassign BUF)(_trgt(21))(_sens(20)))))
			)
		)
	)
	(_inst Pulse_Keep_Keep_Sync_I 0 1964(_comp mb_sync_bit)
		(_gen
			((C_LEVELS)(_code 19))
			((C_RESET_VALUE)((i 2)))
			((C_RESET_SYNCHRONOUS)((i 1)))
			((C_RESET_ACTIVE_HIGH)((i 1)))
		)
		(_port
			((Clk)(Clk_Dst))
			((Rst)(Rst_Dst))
			((Scan_En)((i 2)))
			((Scan_Reset_Sel)((i 2)))
			((Scan_Reset)((i 2)))
			((Raw)(pulse_keep_src_I))
			((Synced)(pulse_keep_dst))
		)
		(_use(_ent . mb_sync_bit)
			(_gen
				((C_LEVELS)(_code 20))
				((C_RESET_VALUE)((i 2)))
				((C_RESET_SYNCHRONOUS)((i 1)))
				((C_RESET_ACTIVE_HIGH)((i 1)))
			)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((Scan_En)(Scan_En))
				((Scan_Reset_Sel)(Scan_Reset_Sel))
				((Scan_Reset)(Scan_Reset))
				((Raw)(Raw))
				((Synced)(Synced))
			)
		)
	)
	(_generate Early_Ack 0 2015(_if 21)
		(_object
			(_prcs
				(line__2017(_arch 14 0 2017(_assignment(_alias((pulse_ack_dst)(pulse_keepQ_dst)))(_simpleassign BUF)(_trgt(16))(_sens(18)))))
			)
		)
	)
	(_generate Late_Ack 0 2020(_if 22)
		(_object
			(_prcs
				(line__2022(_arch 15 0 2022(_assignment(_alias((pulse_ack_dst)(pulse_keepQQ_dst)))(_simpleassign BUF)(_trgt(16))(_sens(19)))))
			)
		)
	)
	(_inst Pulse_Ack_Sync_I 0 2027(_comp mb_sync_bit)
		(_gen
			((C_LEVELS)(_code 23))
			((C_RESET_VALUE)((i 2)))
			((C_RESET_SYNCHRONOUS)((i 1)))
			((C_RESET_ACTIVE_HIGH)((i 1)))
		)
		(_port
			((Clk)(Clk_Src))
			((Rst)(Rst_Src))
			((Scan_En)((i 2)))
			((Scan_Reset_Sel)((i 2)))
			((Scan_Reset)((i 2)))
			((Raw)(pulse_ack_dst))
			((Synced)(pulse_ack_src_I))
		)
		(_use(_ent . mb_sync_bit)
			(_gen
				((C_LEVELS)(_code 24))
				((C_RESET_VALUE)((i 2)))
				((C_RESET_SYNCHRONOUS)((i 1)))
				((C_RESET_ACTIVE_HIGH)((i 1)))
			)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((Scan_En)(Scan_En))
				((Scan_Reset_Sel)(Scan_Reset_Sel))
				((Scan_Reset)(Scan_Reset))
				((Raw)(Raw))
				((Synced)(Synced))
			)
		)
	)
	(_object
		(_gen(_int C_LEVELS -1 0 1831 \2\ (_ent((i 2)))))
		(_gen(_int C_TMR -1 0 1832 \0\ (_ent gms((i 0)))))
		(_gen(_int C_LATE_ACK -1 0 1833 \0\ (_ent gms((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{PULSE_SYNC_PULSE_Pos~downto~PULSE_SYNC_KEEP_Pos}~12 0 1835(_array -2((_dto i 1 i 0)))))
		(_port(_int FromAVote 0 0 1835(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{PULSE_SYNC_PULSE_Pos~downto~PULSE_SYNC_KEEP_Pos}~121 0 1836(_array -2((_dto i 1 i 0)))))
		(_port(_int FromBVote 1 0 1836(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{PULSE_SYNC_PULSE_Pos~downto~PULSE_SYNC_KEEP_Pos}~122 0 1837(_array -2((_dto i 1 i 0)))))
		(_port(_int ToVote 2 0 1837(_ent(_out))))
		(_port(_int Clk_Src -2 0 1838(_ent(_in)(_event))))
		(_port(_int Clk_Dst -2 0 1839(_ent(_in)(_event))))
		(_port(_int Rst_Src -2 0 1840(_ent(_in))))
		(_port(_int Rst_Dst -2 0 1841(_ent(_in))))
		(_port(_int Pulse_Src -2 0 1842(_ent(_in))))
		(_port(_int Pulse_Keep_Src -2 0 1843(_ent(_out))))
		(_port(_int Pulse_Ack_Src -2 0 1844(_ent(_out))))
		(_port(_int Pulse_Dst -2 0 1845(_ent(_out))))
		(_sig(_int pulseQ_src -2 0 1866(_arch(_uni))))
		(_sig(_int pulse_ack_src_I -2 0 1867(_arch(_uni))))
		(_sig(_int pulse_keep_src_I -2 0 1868(_arch(_uni))))
		(_sig(_int pulse_keepD_src -2 0 1869(_arch(_uni))))
		(_sig(_int pulse_keepD_src_voted -2 0 1870(_arch(_uni))))
		(_sig(_int pulse_ack_dst -2 0 1871(_arch(_uni))))
		(_sig(_int pulse_keep_dst -2 0 1872(_arch(_uni))))
		(_sig(_int pulse_keepQ_dst -2 0 1873(_arch(_uni))))
		(_sig(_int pulse_keepQQ_dst -2 0 1874(_arch(_uni))))
		(_sig(_int pulseD_dst -2 0 1875(_arch(_uni))))
		(_sig(_int pulseD_dst_voted -2 0 1876(_arch(_uni))))
		(_prcs
			(Pulse_Src_DFF(_arch 0 0 1903(_prcs(_trgt(11))(_sens(3)(5)(7))(_dssslsensitivity 1))))
			(Pulse_Keep_Logic(_arch 1 0 1915(_prcs(_simple)(_trgt(14))(_sens(11)(12)(13)(7)))))
			(Pulse_Src_Keep_DFF(_arch 9 0 1950(_prcs(_trgt(13))(_sens(3)(15)(5))(_dssslsensitivity 1))))
			(line__1961(_arch 10 0 1961(_assignment(_alias((Pulse_Keep_Src)(pulse_keep_src_I)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(Pulse_Dst_Ack_DFF(_arch 11 0 1980(_prcs(_trgt(18)(19))(_sens(4)(17)(18)(6))(_dssslsensitivity 1))))
			(Pulse_Dst_Edge_Logic(_arch 12 0 1994(_prcs(_simple)(_trgt(20))(_sens(17)(18)))))
			(Pulse_Dst_DFF(_arch 13 0 2004(_prcs(_trgt(10))(_sens(4)(21)(6))(_dssslsensitivity 1))))
			(line__2043(_arch 16 0 2043(_assignment(_alias((Pulse_Ack_Src)(pulse_ack_src_I)))(_simpleassign BUF)(_trgt(9))(_sens(12)))))
		)
		(_subprogram
			(_ext vote(2 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PULSE_SYNC_PULSE_Pos(2 PULSE_SYNC_PULSE_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PULSE_SYNC_KEEP_Pos(2 PULSE_SYNC_KEEP_Pos)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg)))
	(_static
		(514)
	)
	(_model . IMP 25 -1)
)
V 000049 55 10295         1702630151291 VHDL_RTL
(_unit VHDL(divide_part 0 2140(vhdl_rtl 0 2160))
	(_version vf1)
	(_time 1702630151292 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code e0e7e2b3e9b6b2f6e9e7e4b3f5b9e7e7e0e6e1e7e2e7e4)
	(_ent
		(_time 1702630151289)
	)
	(_comp
		(XIL_SRL16E
			(_object
				(_gen(_int C_TARGET -1 0 2164(_ent)))
				(_type(_int ~STRING~13 0 2165(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 2 0 2165(_ent)))
				(_gen(_int C_STATIC -4 0 2166(_ent((i 0)))))
				(_type(_int ~BIT_VECTOR~13 0 2167(_array -6((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 0 2167(_ent)))
				(_port(_int Config_Reset -5 0 2169(_ent (_in))))
				(_port(_int Q -5 0 2170(_ent (_out))))
				(_port(_int A0 -5 0 2171(_ent (_in))))
				(_port(_int A1 -5 0 2172(_ent (_in))))
				(_port(_int A2 -5 0 2173(_ent (_in))))
				(_port(_int A3 -5 0 2174(_ent (_in))))
				(_port(_int CE -5 0 2175(_ent (_in))))
				(_port(_int CLK -5 0 2176(_ent (_in))))
				(_port(_int D -5 0 2177(_ent (_in))))
			)
		)
		(XIL_SRLC16E
			(_object
				(_gen(_int C_TARGET -1 0 2182(_ent)))
				(_type(_int ~STRING~131 0 2183(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 2 0 2183(_ent)))
				(_type(_int ~BIT_VECTOR~132 0 2184(_array -6((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 0 2184(_ent)))
				(_port(_int Config_Reset -5 0 2186(_ent (_in))))
				(_port(_int Q -5 0 2187(_ent (_out))))
				(_port(_int Q15 -5 0 2188(_ent (_out))))
				(_port(_int A0 -5 0 2189(_ent (_in))))
				(_port(_int A1 -5 0 2190(_ent (_in))))
				(_port(_int A2 -5 0 2191(_ent (_in))))
				(_port(_int A3 -5 0 2192(_ent (_in))))
				(_port(_int CE -5 0 2193(_ent (_in))))
				(_port(_int CLK -5 0 2194(_ent (_in))))
				(_port(_int D -5 0 2195(_ent (_in))))
			)
		)
	)
	(_generate One_SRL16 0 2218(_if 9)
		(_inst SRL16E_I 0 2220(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 10))
				((C_USE_SRL16)(_code 11))
				((INIT)(_string \"0000000000000001"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(loop_Bit))
				((A0)(_code 12))
				((A1)(_code 13))
				((A2)(_code 14))
				((A3)(_code 15))
				((CE)(Clk_En_i))
				((CLK)(Clk))
				((D)(loop_Bit_i))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 16))
					((C_USE_SRL16)(_code 17))
					((INIT)(_string \"0000000000000001"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
	)
	(_generate Two_SRL16 0 2237(_if 18)
		(_inst SRLC16E_1 0 2247(_comp XIL_SRLC16E)
			(_gen
				((C_TARGET)(_code 19))
				((C_USE_SRL16)(_code 20))
				((INIT)(_string \"0000000000000001"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(_open))
				((Q15)(shift))
				((A0)((i 3)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 3)))
				((CE)(Clk_En_i))
				((CLK)(Clk))
				((D)(loop_Bit_i))
			)
			(_use(_ent . XIL_SRLC16E)
				(_gen
					((C_TARGET)(_code 21))
					((C_USE_SRL16)(_code 22))
					((INIT)(_string \"0000000000000001"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((Q15)(Q15))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_inst SRL16E_2 0 2264(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 23))
				((C_USE_SRL16)(_code 24))
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(loop_Bit))
				((A0)(_code 25))
				((A1)(_code 26))
				((A2)(_code 27))
				((A3)(_code 28))
				((CE)(Clk_En_i))
				((CLK)(Clk))
				((D)(shift_i))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 29))
					((C_USE_SRL16)(_code 30))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_object
			(_sig(_int shift -5 0 2239(_arch(_uni))))
			(_sig(_int shift_i -5 0 2240(_arch(_uni))))
			(_prcs
				(line__2244(_arch 0 0 2244(_assignment(_alias((shift_i)(shift)))(_simpleassign BUF)(_trgt(11))(_sens(10)))))
			)
		)
	)
	(_generate More_Than_Two 0 2281(_if 31)
		(_generate Shifts_I_Rst 0 2289(_for 4 )
			(_object
				(_cnst(_int I 4 0 2289(_arch)))
				(_prcs
					(line__2290(_arch 1 0 2290(_assignment(_trgt(13(_object 7)))(_sens(12(_object 7)))(_read(12(_object 7))))))
				)
			)
			(_part (12(_object 7))
			)
		)
		(_inst SRLC16E_1 0 2294(_comp XIL_SRLC16E)
			(_gen
				((C_TARGET)(_code 32))
				((C_USE_SRL16)(_code 33))
				((INIT)(_string \"0000000000000001"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(_open))
				((Q15)(shifts(1)))
				((A0)((i 3)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 3)))
				((CE)(Clk_En_i))
				((CLK)(Clk))
				((D)(loop_Bit_i))
			)
			(_use(_ent . XIL_SRLC16E)
				(_gen
					((C_TARGET)(_code 34))
					((C_USE_SRL16)(_code 35))
					((INIT)(_string \"0000000000000001"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((Q15)(Q15))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_generate The_Rest 0 2311(_for 5 )
			(_inst SRLC16E_I 0 2313(_comp XIL_SRLC16E)
				(_gen
					((C_TARGET)(_code 36))
					((C_USE_SRL16)(_code 37))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(_open))
					((Q15)(shifts(_index 38)))
					((A0)((i 3)))
					((A1)((i 3)))
					((A2)((i 3)))
					((A3)((i 3)))
					((CE)(Clk_En_i))
					((CLK)(Clk))
					((D)(shifts_i(_object 8)))
				)
				(_use(_ent . XIL_SRLC16E)
					(_gen
						((C_TARGET)(_code 39))
						((C_USE_SRL16)(_code 40))
						((INIT)(_string \"0000000000000000"\))
					)
					(_port
						((Config_Reset)(Config_Reset))
						((Q)(Q))
						((Q15)(Q15))
						((A0)(A0))
						((A1)(A1))
						((A2)(A2))
						((A3)(A3))
						((CE)(CE))
						((CLK)(CLK))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int I 5 0 2311(_arch)))
			)
		)
		(_inst SRL16E_n 0 2333(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 41))
				((C_USE_SRL16)(_code 42))
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(loop_Bit))
				((A0)(_code 43))
				((A1)(_code 44))
				((A2)(_code 45))
				((A3)(_code 46))
				((CE)(Clk_En_i))
				((CLK)(Clk))
				((D)(shifts_i(_index 47)))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 48))
					((C_USE_SRL16)(_code 49))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~1~to~Nr_Of_SRL16-1~13 0 2283(_scalar (_to i 1 c 50))))
			(_type(_int ~STD_LOGIC_VECTOR{1~to~Nr_Of_SRL16-1}~13 0 2283(_array -5((_to i 1 c 51)))))
			(_sig(_int shifts 3 0 2283(_arch(_uni))))
			(_sig(_int shifts_i 3 0 2284(_arch(_uni))))
			(_type(_int ~INTEGER~range~1~to~Nr_Of_SRL16-1~13 0 2289(_scalar (_to i 1 c 52))))
			(_type(_int ~INTEGER~range~1~to~Nr_Of_SRL16-2~13 0 2311(_scalar (_to i 1 c 53))))
		)
	)
	(_generate Is_First 0 2375(_if 54)
		(_object
			(_prcs
				(line__2376(_arch 6 0 2376(_assignment(_alias((Clk_En_Out_i)(loop_Bit)))(_simpleassign BUF)(_trgt(9))(_sens(5)))))
			)
		)
	)
	(_generate not_First 0 2384(_if 55)
		(_object
			(_sig(_int Out1 -5 0 2385(_arch(_uni))))
			(_prcs
				(Out1_DFF(_arch 7 0 2388(_prcs(_trgt(14))(_sens(1)(5))(_dssslsensitivity 1))))
				(Out2_DFF(_arch 8 0 2395(_prcs(_trgt(9))(_sens(1)(14)(3))(_dssslsensitivity 1))))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 2142(_ent)))
		(_type(_int ~STRING~12 0 2143(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 2143(_ent)))
		(_gen(_int Ratio -3 0 2144(_ent)))
		(_gen(_int First -4 0 2145 \true\ (_ent gms((i 1)))))
		(_port(_int Config_Reset -5 0 2148(_ent(_in))))
		(_port(_int Clk -5 0 2149(_ent(_in)(_event))))
		(_port(_int Rst -5 0 2150(_ent(_in))))
		(_port(_int Clk_En -5 0 2151(_ent(_in))))
		(_port(_int Clk_En_Out -5 0 2152(_ent(_out))))
		(_sig(_int loop_Bit -5 0 2198(_arch(_uni))))
		(_sig(_int loop_Bit_i -5 0 2199(_arch(_uni))))
		(_sig(_int Clk_En_i -5 0 2202(_arch(_uni))))
		(_sig(_int Rst_d1 -5 0 2205(_arch(_uni((i 2))))))
		(_sig(_int Clk_En_Out_i -5 0 2209(_arch(_uni((i 2))))))
		(_cnst(_int Nr_Of_SRL16 -3 0 2211(_arch gms(_code 56))))
		(_cnst(_int Last_SRL16_Ratio -3 0 2212(_arch gms(_code 57))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 2213(_array -5((_dto i 3 i 0)))))
		(_cnst(_int A 1 0 2213(_arch gms(_code 58))))
		(_prcs
			(Clk_Rst_D1(_arch 2 0 2352(_prcs(_trgt(8))(_sens(1)(2))(_dssslsensitivity 1))))
			(line__2361(_arch 3 0 2361(_assignment(_alias((clk_en_i)(Clk_En)))(_simpleassign BUF)(_trgt(7))(_sens(3)))))
			(line__2365(_arch 4 0 2365(_assignment(_alias((loop_Bit_i)(loop_Bit)))(_simpleassign BUF)(_trgt(6))(_sens(5)))))
			(line__2369(_arch 5 0 2369(_assignment(_alias((Clk_En_Out)(Clk_En_Out_i)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . VHDL_RTL 59 -1)
)
V 000049 55 10528         1702630151297 VHDL_RTL
(_unit VHDL(fit_module 0 2500(vhdl_rtl 0 2528))
	(_version vf1)
	(_time 1702630151298 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code e0e7e0b3e9b6b0f5b6e7e5b0a6bab5e7e5e6b3e6e5e6e6)
	(_ent
		(_time 1702630151295)
	)
	(_comp
		(Divide_part
			(_object
				(_gen(_int C_TARGET -1 0 2534(_ent)))
				(_type(_int ~STRING~13 0 2535(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 8 0 2535(_ent)))
				(_gen(_int Ratio -6 0 2536(_ent)))
				(_gen(_int First -5 0 2537(_ent)))
				(_port(_int Config_Reset -4 0 2539(_ent (_in))))
				(_port(_int Clk -4 0 2540(_ent (_in))))
				(_port(_int Rst -4 0 2541(_ent (_in))))
				(_port(_int Clk_En -4 0 2542(_ent (_in))))
				(_port(_int Clk_En_Out -4 0 2543(_ent (_out))))
			)
		)
		(MB_MUXCY_XORCY
			(_object
				(_gen(_int C_TARGET -1 0 2548(_ent)))
				(_port(_int O -4 0 2550(_ent (_out))))
				(_port(_int LO -4 0 2551(_ent (_out))))
				(_port(_int CI -4 0 2552(_ent (_in))))
				(_port(_int DI -4 0 2553(_ent (_in))))
				(_port(_int S -4 0 2554(_ent (_in))))
			)
		)
	)
	(_generate Implement_FIT 0 2706(_if 31)
		(_generate Using_SRL16s 0 2730(_if 32)
			(_generate SRL16s 0 2738(_for 10 )
				(_inst Divide_I 0 2741(_comp Divide_part)
					(_gen
						((C_TARGET)(_code 33))
						((C_USE_SRL16)(_code 34))
						((Ratio)(_code 35))
						((First)(_code 36))
					)
					(_port
						((Config_Reset)(Config_Reset))
						((Clk)(Clk))
						((Rst)(rst_i))
						((Clk_En)(Clk_En_I(_index 37)))
						((Clk_En_Out)(Clk_En_I(_object 12)))
					)
					(_use(_ent . Divide_part)
						(_gen
							((C_TARGET)(_code 38))
							((C_USE_SRL16)(_code 39))
							((Ratio)(_code 40))
							((First)(_code 41))
						)
					)
				)
				(_object
					(_cnst(_int I 10 0 2738(_arch)))
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~Divide_Factors.Nr_Of_Factors~13 0 2733(_scalar (_to i 0 c 42))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~Divide_Factors.Nr_Of_Factors}~13 0 2733(_array -4((_to i 0 c 43)))))
				(_sig(_int Clk_En_I 9 0 2733(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~to~Divide_Factors.Nr_Of_Factors~13 0 2738(_scalar (_to i 1 c 44))))
				(_prcs
					(line__2736(_arch 1 0 2736(_assignment(_trgt(12(0))))))
					(line__2756(_arch 2 0 2756(_assignment(_trgt(9))(_sens(12(_index 45)))(_read(12(_index 46))))))
					(line__2758(_arch 3 0 2758(_assignment(_trgt(6)))))
				)
			)
			(_part (12(_index 47))
			)
		)
		(_generate Using_Counter 0 2766(_if 48)
			(_generate All_Bits 0 2785(_for 17 )
				(_inst MUXCY_XORCY_L_I1 0 2791(_comp MB_MUXCY_XORCY)
					(_gen
						((C_TARGET)(_code 49))
					)
					(_port
						((O)(Cnt(_object 14)))
						((LO)(Carry(_object 14)))
						((CI)(Carry(_index 50)))
						((DI)(Count(_object 14)))
						((S)(New_Cnt(_object 14)))
					)
					(_use(_ent . MB_MUXCY_XORCY)
						(_gen
							((C_TARGET)(_code 51))
						)
					)
				)
				(_object
					(_cnst(_int I 17 0 2785(_arch)))
					(_prcs
						(line__2789(_arch 6 0 2789(_assignment(_trgt(14(_object 14)))(_sens(16(_object 14)))(_read(16(_object 14))))))
					)
				)
				(_part (16(_object 14))
				)
			)
			(_generate TMR_No 0 2803(_if 52)
				(_object
					(_prcs
						(Counter(_arch 7 0 2807(_prcs(_trgt(9)(16))(_sens(1)(13)(15(0))(17))(_dssslsensitivity 1))))
						(line__2820(_arch 8 0 2820(_assignment(_trgt(6(d_31_0))))))
						(line__2821(_arch 9 0 2821(_assignment(_trgt(6(32))))))
					)
				)
			)
			(_generate TMR_Yes 0 2825(_if 53)
				(_object
					(_sig(_int tmr_disable_b -5 0 2826(_arch(_uni))))
					(_sig(_int Interrupt_i_d -4 0 2827(_arch(_uni))))
					(_type(_int ~NATURAL~range~0~to~Nr_Of_Bits-1~133 0 2828(_scalar (_to i 0 c 54))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~Nr_Of_Bits-1}~134 0 2828(_array -4((_to i 0 c 55)))))
					(_sig(_int Count_d 19 0 2828(_arch(_uni))))
					(_prcs
						(line__2831(_arch 10 0 2831(_assignment(_trgt(18))(_sens(3)))))
						(Counter_Logic(_arch 11 0 2833(_prcs(_simple)(_trgt(19)(20))(_sens(13)(15)(17)))))
						(line__2844(_arch 12 0 2844(_assignment(_trgt(6(_range 56)))(_sens(20)))))
						(line__2845(_arch 13 0 2845(_assignment(_trgt(6(_range 57))))))
						(line__2847(_arch 14 0 2847(_assignment(_alias((ToVote(32))(Interrupt_i_d)))(_trgt(6(32)))(_sens(19)))))
						(Counter_DFF(_arch 15 0 2849(_prcs(_simple)(_trgt(9)(16))(_sens(1))(_read(18)(19)(20)(4(32))(4(_range 58))(5(32))(5(_range 59))))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~Nr_Of_Bits-1~13 0 2769(_scalar (_to i 0 c 60))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~Nr_Of_Bits-1}~13 0 2769(_array -4((_to i 0 c 61)))))
				(_cnst(_int New_Value 12 0 2769(_arch gms(_code 62))))
				(_type(_int ~NATURAL~range~0~to~Nr_Of_Bits-1~131 0 2772(_scalar (_to i 0 c 63))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~Nr_Of_Bits-1}~132 0 2772(_array -4((_to i 0 c 64)))))
				(_sig(_int Cnt 14 0 2772(_arch(_uni))))
				(_sig(_int New_Cnt 14 0 2773(_arch(_uni))))
				(_type(_int ~NATURAL~range~0~to~Nr_Of_Bits~13 0 2774(_scalar (_to i 0 c 65))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~Nr_Of_Bits}~13 0 2774(_array -4((_to i 0 c 66)))))
				(_sig(_int Carry 16 0 2774(_arch(_uni))))
				(_sig(_int Count 14 0 2775(_arch(_uni(_code 67)))))
				(_sig(_int rst_cnt -4 0 2776(_arch(_uni((i 2))))))
				(_type(_int ~INTEGER~range~Nr_Of_Bits-1~downto~0~13 0 2785(_scalar (_dto c 68 i 0))))
				(_prcs
					(line__2781(_arch 4 0 2781(_assignment(_trgt(17))(_sens(9)(10)))))
					(line__2783(_arch 5 0 2783(_assignment(_trgt(15(_object 10))))))
				)
			)
		)
		(_generate TMR_No_Toggle 0 2867(_if 69)
			(_object
				(_prcs
					(Toggle_Handler(_arch 17 0 2870(_prcs(_simple)(_trgt(11))(_sens(1))(_read(9)(11)(2)))))
					(line__2881(_arch 18 0 2881(_assignment(_trgt(6(33))))))
				)
			)
		)
		(_generate TMR_Yes_Toggle 0 2885(_if 70)
			(_object
				(_sig(_int tmr_disable_b -5 0 2886(_arch(_uni))))
				(_sig(_int toggle_i_d -4 0 2887(_arch(_uni))))
				(_prcs
					(line__2890(_arch 19 0 2890(_assignment(_trgt(21))(_sens(3)))))
					(Toggle_Logic(_arch 20 0 2892(_prcs(_simple)(_trgt(22))(_sens(9)(11)(2)))))
					(Toggle_DFF(_arch 21 0 2903(_prcs(_trgt(11))(_sens(1)(21)(22)(4(33))(5(33)))(_dssslsensitivity 1))))
					(line__2910(_arch 22 0 2910(_assignment(_alias((ToVote(33))(toggle_i_d)))(_trgt(6(33)))(_sens(22)))))
				)
			)
		)
		(_object
			(_cnst(_int Nr_Of_Bits -6 0 2708(_arch gms(_code 71))))
			(_cnst(_int Divide_Factors 7 0 2709(_arch gms(_code 72))))
			(_sig(_int Interrupt_i -4 0 2710(_arch(_uni((i 2))))))
			(_sig(_int rst_i -4 0 2711(_arch(_uni))))
			(_sig(_int toggle_i -4 0 2712(_arch(_uni))))
			(_prcs
				(line__2719(_arch 0 0 2719(_assignment(_trgt(10))(_sens(2)))))
				(line__2865(_arch 16 0 2865(_assignment(_alias((Interrupt)(Interrupt_i)))(_simpleassign BUF)(_trgt(8))(_sens(9)))))
				(line__2914(_arch 23 0 2914(_assignment(_alias((Toggle)(toggle_i)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
			)
		)
	)
	(_generate Nothing 0 2918(_if 73)
		(_object
			(_prcs
				(line__2920(_arch 24 0 2920(_assignment(_alias((Interrupt)(_string \"0"\)))(_trgt(8)))))
				(line__2921(_arch 25 0 2921(_assignment(_alias((Toggle)(_string \"0"\)))(_trgt(7)))))
				(line__2922(_arch 26 0 2922(_assignment(_trgt(6)))))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 2502(_ent)))
		(_gen(_int C_TMR -2 0 2503 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 2504 \0\ (_ent gms((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 2505 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 2506(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 2506(_ent)))
		(_gen(_int C_USE_FIT -2 0 2507 \1\ (_ent gms((i 1)))))
		(_gen(_int C_NO_CLOCKS -2 0 2508 \6216\ (_ent gms((i 6216)))))
		(_gen(_int C_INACCURACY -2 0 2509 \5\ (_ent((i 5)))))
		(_port(_int Config_Reset -4 0 2513(_ent(_in))))
		(_port(_int Clk -4 0 2514(_ent(_in)(_event))))
		(_port(_int Reset -5 0 2515(_ent(_in))))
		(_port(_int TMR_Disable -4 0 2516(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 2517(_array -4((_dto c 74 i 0)))))
		(_port(_int FromAVote 1 0 2517(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 2518(_array -4((_dto c 75 i 0)))))
		(_port(_int FromBVote 2 0 2518(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 2519(_array -4((_dto c 76 i 0)))))
		(_port(_int ToVote 3 0 2519(_ent(_out))))
		(_port(_int Toggle -4 0 2520(_ent(_out))))
		(_port(_int Interrupt -4 0 2521(_ent(_out))))
		(_cnst(_int C_NO_CLOCKS_MIN -2 0 2530(_arch((i 3)))))
		(_cnst(_int MAX_DIV_FACTOR -6 0 2577(_arch((i 128)))))
		(_type(_int SRL16_DIV_TYPE 0 2579(_scalar (_to i 2 i 128))))
		(_type(_int ~NATURAL~range~1~to~15~13 0 2580(_scalar (_to i 1 i 15))))
		(_type(_int FACTORS_LIST_TYPE 0 2580(_array 4((_to i 1 i 15)))))
		(_type(_int FACTORS_TYPE 0 2582(_record(Good_Divide -5)(Nr_Of_Factors -6)(Factor_List 6)(Nr_Of_SRL16s -6))))
		(_prcs
			(line__0(_int 27 0 0(_prcs)))
		)
		(_subprogram
			(_int log2 28 0 2558(_arch(_func -2 -6)))
			(_int Get_Factors 29 0 2600(_arch(_func 7 -6)))
			(_int Find_Best_Factors 30 0 2675(_arch(_func 7 -6)))
			(_ext vote(3 0))
			(_ext vote(3 2))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.FIT_COUNT_Pos(3 FIT_COUNT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.C_MAX_FIT_SIZE(3 C_MAX_FIT_SIZE)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.FIT_INTERRUPT_Pos(3 FIT_INTERRUPT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.FIT_TOGGLE_Pos(3 FIT_TOGGLE_Pos)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(2 2 2 2 2 2 2 2 2 2 2 2 2 2 2)
	)
	(_model . VHDL_RTL 77 -1)
)
V 000044 55 2505          1702630151303 IMP
(_unit VHDL(gpi_module 0 3017(imp 0 3033))
	(_version vf1)
	(_time 1702630151304 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code e0e7e1b2e0b7bdf5b3e2a4bae7e6e4e7e5e6b3e6e5)
	(_ent
		(_time 1702630151301)
	)
	(_generate Using_GPI 0 3037(_if 5)
		(_generate Use_GPI_Interrupt 0 3064(_if 6)
			(_object
				(_type(_int ~NATURAL~range~C_GPI_SIZE-1~downto~0~131 0 3065(_scalar (_dto c 7 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI_SIZE-1~downto~0}~132 0 3065(_array -2((_dto c 8 i 0)))))
				(_cnst(_int Zero 5 0 3065(_arch((_others(i 2))))))
				(_prcs
					(GPI_Interrupt_DFF(_arch 1 0 3068(_prcs(_trgt(6))(_sens(0)(7)(1)(4))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate No_GPI_Interrupt 0 3085(_if 9)
			(_object
				(_prcs
					(line__3087(_arch 2 0 3087(_assignment(_alias((GPI_Interrupt)(_string \"0"\)))(_trgt(6)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_GPI_SIZE-1~downto~0~13 0 3038(_scalar (_dto c 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_GPI_SIZE-1~downto~0}~13 0 3038(_array -2((_dto c 11 i 0)))))
			(_sig(_int GPI_Sampled 3 0 3038(_arch(_uni))))
			(_prcs
				(GPI_Sampling(_arch 0 0 3045(_prcs(_trgt(7)(5))(_sens(0)(2)(3)(4))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate No_GPI 0 3092(_if 12)
		(_object
			(_prcs
				(line__3094(_arch 3 0 3094(_assignment(_trgt(5)))))
				(line__3095(_arch 4 0 3095(_assignment(_alias((GPI_Interrupt)(_string \"0"\)))(_trgt(6)))))
			)
		)
	)
	(_object
		(_gen(_int C_USE_GPI -1 0 3019(_ent gms)))
		(_gen(_int C_GPI_SIZE -1 0 3020(_ent gms)))
		(_gen(_int C_GPI_INTERRUPT -1 0 3021(_ent gms)))
		(_port(_int Clk -2 0 3023(_ent(_in)(_event))))
		(_port(_int Reset -3 0 3024(_ent(_in))))
		(_port(_int Config_Reset -2 0 3025(_ent(_in))))
		(_port(_int GPI_Read -2 0 3026(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI_SIZE-1~downto~0}~12 0 3027(_array -2((_dto c 13 i 0)))))
		(_port(_int GPI 0 0 3027(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI_SIZE-1~downto~0}~122 0 3028(_array -2((_dto c 14 i 0)))))
		(_port(_int GPI_In 1 0 3028(_ent(_out))))
		(_port(_int GPI_Interrupt -2 0 3029(_ent(_out))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . IMP 15 -1)
)
V 000044 55 3578          1702630151309 IMP
(_unit VHDL(gpo_module 0 3189(imp 0 3213))
	(_version vf1)
	(_time 1702630151310 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code eaedebb8bbbde8ffb9e4aeb0edeceeedefecb9ecef)
	(_ent
		(_time 1702630151307)
	)
	(_generate TMR_No 0 3219(_if 10)
		(_object
			(_prcs
				(GPO_DFF(_arch 0 0 3222(_prcs(_simple)(_trgt(9))(_sens(0))(_read(1)(2)(3(_range 11))))))
				(line__3233(_arch 1 0 3233(_assignment(_trgt(7)))))
			)
		)
	)
	(_generate TMR_Yes 0 3237(_if 12)
		(_object
			(_sig(_int tmr_disable_b -3 0 3238(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_GPO_SIZE-1~downto~0~132 0 3239(_scalar (_dto c 13 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_GPO_SIZE-1~downto~0}~133 0 3239(_array -2((_dto c 14 i 0)))))
			(_sig(_int gpo_io_i_d 8 0 3239(_arch(_uni))))
			(_prcs
				(line__3242(_arch 2 0 3242(_assignment(_trgt(10))(_sens(4)))))
				(GPO_logic(_arch 3 0 3244(_prcs(_simple)(_trgt(11))(_sens(9)(1)(2)(3)))))
				(line__3255(_arch 4 0 3255(_assignment(_trgt(7(_range 15)))(_sens(11)))))
				(line__3256(_arch 5 0 3256(_assignment(_trgt(7(_range 16))))))
				(GPO_DFF(_arch 6 0 3258(_prcs(_simple)(_trgt(9))(_sens(0))(_read(10)(11)(5(_range 17))(6(_range 18))))))
			)
		)
	)
	(_generate Empty 0 3267(_if 19)
		(_object
			(_prcs
				(line__3269(_arch 7 0 3269(_assignment(_trgt(9)))))
				(line__3270(_arch 8 0 3270(_assignment(_trgt(7)))))
			)
		)
	)
	(_object
		(_gen(_int C_TMR -1 0 3192 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -1 0 3193 \0\ (_ent((i 0)))))
		(_gen(_int C_VOTE_SIZE -1 0 3194 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_GPO -1 0 3195 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 3196(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO_SIZE 0 0 3196 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 3197(_array -2((_dto i 31 i 0)))))
		(_gen(_int C_GPO_INIT 1 0 3197(_ent((_others(i 2))))))
		(_port(_int Clk -2 0 3199(_ent(_in)(_event))))
		(_port(_int Reset -3 0 3200(_ent(_in))))
		(_port(_int GPO_Write -2 0 3201(_ent(_in))))
		(_port(_int Write_Data 1 0 3202(_ent(_in))))
		(_port(_int TMR_Disable -2 0 3203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 3204(_array -2((_dto c 20 i 0)))))
		(_port(_int FromAVote 2 0 3204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 3205(_array -2((_dto c 21 i 0)))))
		(_port(_int FromBVote 3 0 3205(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 3206(_array -2((_dto c 22 i 0)))))
		(_port(_int ToVote 4 0 3206(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO_SIZE-1~downto~0}~12 0 3207(_array -2((_dto c 23 i 0)))))
		(_port(_int GPO 5 0 3207(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO_SIZE-1~downto~0}~13 0 3215(_array -2((_dto c 24 i 0)))))
		(_sig(_int gpo_io_i 6 0 3215(_arch(_uni))))
		(_prcs
			(line__3273(_arch 9 0 3273(_assignment(_trgt(8))(_sens(9)))))
		)
		(_subprogram
			(_ext vote(2 0))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.C_MAX_GPO_SIZE(2 C_MAX_GPO_SIZE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg)))
	(_model . IMP 25 -1)
)
V 000044 55 27437         1702630151315 IMP
(_unit VHDL(intr_ctrl 0 3369(imp 0 3415))
	(_version vf1)
	(_time 1702630151316 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code eaede5b9eebcbafde8ecbfe9f9b1bfede8ecb9ece3ecbf)
	(_ent
		(_time 1702630151313)
	)
	(_comp
		(mb_sync_bit
			(_object
				(_gen(_int C_LEVELS -7 0 3430(_ent((i 2)))))
				(_gen(_int C_RESET_VALUE -3 0 3431(_ent((i 2)))))
				(_gen(_int C_RESET_SYNCHRONOUS -5 0 3432(_ent((i 1)))))
				(_gen(_int C_RESET_ACTIVE_HIGH -5 0 3433(_ent((i 1)))))
				(_port(_int Clk -3 0 3435(_ent (_in))))
				(_port(_int Rst -3 0 3436(_ent (_in))))
				(_port(_int Scan_En -3 0 3437(_ent (_in))))
				(_port(_int Scan_Reset_Sel -3 0 3438(_ent (_in))))
				(_port(_int Scan_Reset -3 0 3439(_ent (_in))))
				(_port(_int Raw -3 0 3440(_ent (_in))))
				(_port(_int Synced -3 0 3441(_ent (_out))))
			)
		)
		(MB_FDR
			(_object
				(_gen(_int C_TARGET -1 0 3419(_ent)))
				(_gen(_int INIT -6 0 3420(_ent((i 0)))))
				(_port(_int Q -3 0 3422(_ent (_out))))
				(_port(_int C -3 0 3423(_ent (_in))))
				(_port(_int D -3 0 3424(_ent (_in))))
				(_port(_int R -3 0 3425(_ent (_in))))
			)
		)
	)
	(_generate All_INTR_Bits 0 3484(_for 19 )
		(_generate Using_Intr 0 3492(_if 89)
			(_generate Ext_Intr 0 3497(_if 90)
				(_generate Async_Gen 0 3502(_if 91)
					(_inst sync_bit_i 0 3508(_comp mb_sync_bit)
						(_gen
							((C_LEVELS)(_code 92))
							((C_RESET_VALUE)(_code 93))
							((C_RESET_SYNCHRONOUS)((i 1)))
							((C_RESET_ACTIVE_HIGH)((i 1)))
						)
						(_port
							((Clk)(Clk))
							((Rst)(reset_std))
							((Scan_En)((i 2)))
							((Scan_Reset_Sel)((i 2)))
							((Scan_Reset)((i 2)))
							((Raw)(INTR(_object 24)))
							((Synced)(synced_intr))
						)
						(_use(_ent . mb_sync_bit)
							(_gen
								((C_LEVELS)(_code 94))
								((C_RESET_VALUE)(_code 95))
								((C_RESET_SYNCHRONOUS)((i 1)))
								((C_RESET_ACTIVE_HIGH)((i 1)))
							)
							(_port
								((Clk)(Clk))
								((Rst)(Rst))
								((Scan_En)(Scan_En))
								((Scan_Reset_Sel)(Scan_Reset_Sel))
								((Scan_Reset)(Scan_Reset))
								((Raw)(Raw))
								((Synced)(Synced))
							)
						)
					)
					(_object
						(_sig(_int reset_std -3 0 3503(_arch(_uni))))
						(_prcs
							(line__3506(_arch 1 0 3506(_assignment(_trgt(33))(_sens(1)))))
						)
					)
				)
				(_generate Sync_Gen 0 3525(_if 96)
					(_object
						(_prcs
							(line__3527(_arch 2 0 3527(_assignment(_trgt(32))(_sens(6(_object 24)))(_read(6(_object 24))))))
						)
					)
					(_part (6(_object 24))
					)
				)
				(_generate Clean_TMR_No 0 3530(_if 97)
					(_object
						(_prcs
							(Clean_Signal(_arch 3 0 3533(_prcs(_trgt(21(_object 24))(21(_object 24)))(_sens(0)(32)(1))(_dssslsensitivity 1))))
							(line__3544(_arch 4 0 3544(_assignment(_trgt(5(_index 98))))))
						)
					)
				)
				(_generate Clean_TMR_Yes 0 3548(_if 99)
					(_object
						(_sig(_int interrupt_d -3 0 3549(_arch(_uni))))
						(_prcs
							(Clean_Signal(_arch 5 0 3552(_prcs(_simple)(_trgt(34))(_sens(32)(1)))))
							(line__3561(_arch 6 0 3561(_assignment(_trgt(5(_index 100)))(_sens(34)))))
							(Clean_Signal_DFF(_arch 7 0 3563(_prcs(_simple)(_trgt(21(_object 24)))(_sens(0))(_read(34)(3(_index 101))(4(_index 102))))))
						)
					)
				)
				(_generate Level 0 3575(_if 103)
					(_object
						(_prcs
							(line__3577(_arch 8 0 3577(_assignment(_trgt(22(_object 24)))(_sens(21(_object 24)))(_read(21(_object 24))))))
						)
					)
				)
				(_generate Edge_TMR_No 0 3580(_if 104)
					(_generate Edge 0 3583(_if 105)
						(_object
							(_var(_int s1 -3 0 3586(_prcs 0)))
							(_prcs
								(Reg_INTR(_arch 9 0 3585(_prcs(_simple)(_trgt(22(_object 24))(22(_object 24))(22(_object 24))(22(_object 24)))(_sens(0))(_read(21(_object 24))(21(_object 24))(21(_object 24))(1)))))
							)
						)
					)
					(_object
						(_prcs
							(line__3606(_arch 10 0 3606(_assignment(_trgt(5(_index 106))))))
						)
					)
				)
				(_generate Edge_TMR_Yes 0 3610(_if 107)
					(_generate Edge 0 3613(_if 108)
						(_object
							(_sig(_int intr_present_d -3 0 3614(_arch(_uni))))
							(_sig(_int s1 -3 0 3615(_arch(_uni))))
							(_prcs
								(Reg_INTR_Logic(_arch 11 0 3618(_prcs(_simple)(_trgt(35))(_sens(21)(36)(1)))))
								(line__3632(_arch 12 0 3632(_assignment(_trgt(5(_index 109)))(_sens(35)))))
								(Reg_INTR_DFF(_arch 13 0 3634(_prcs(_simple)(_trgt(22(_object 24))(36))(_sens(0))(_read(21(_object 24))(31)(35)(1)(3(_index 110))(4(_index 111))))))
							)
						)
					)
					(_generate Level 0 3650(_if 112)
						(_object
							(_prcs
								(line__3652(_arch 14 0 3652(_assignment(_trgt(5(_index 113))))))
							)
						)
					)
				)
				(_object
					(_sig(_int synced_intr -3 0 3498(_arch(_uni))))
				)
			)
			(_generate Internal_Intr 0 3659(_if 114)
				(_object
					(_prcs
						(line__3662(_arch 15 0 3662(_assignment(_trgt(22(_object 24)))(_sens(6(_object 24)))(_read(6(_object 24))))))
						(line__3663(_arch 16 0 3663(_assignment(_trgt(21(_object 24))))))
						(line__3664(_arch 17 0 3664(_assignment(_trgt(5(_index 115))))))
						(line__3665(_arch 18 0 3665(_assignment(_trgt(5(_index 116))))))
					)
				)
				(_part (6(_object 24))
				)
			)
			(_generate CISR_CIER_TMR_No 0 3668(_if 117)
				(_object
					(_prcs
						(CISR_Reg(_arch 19 0 3671(_prcs(_trgt(23(_object 24))(23(_object 24))(23(_object 24)))(_sens(0)(22(_object 24))(29(_object 24))(1)(9)(15(_object 24)))(_dssslsensitivity 1)(_read(22(_object 24))(29(_object 24))(15(_object 24))))))
						(CIER_Reg(_arch 20 0 3686(_prcs(_trgt(24(_object 24))(24(_object 24)))(_sens(0)(1)(15(_object 24)))(_dssslsensitivity 1)(_read(10)(15(_object 24))))))
						(line__3697(_arch 21 0 3697(_assignment(_trgt(5(_index 118))))))
						(line__3698(_arch 22 0 3698(_assignment(_trgt(5(_index 119))))))
					)
				)
			)
			(_generate CISR_CIER_TMR_Yes 0 3702(_if 120)
				(_object
					(_sig(_int cisr_d -3 0 3703(_arch(_uni))))
					(_sig(_int cier_d -3 0 3704(_arch(_uni))))
					(_prcs
						(CISR_Logic(_arch 23 0 3707(_prcs(_simple)(_trgt(37))(_sens(22)(23)(29)(1)(9)(15)))))
						(line__3722(_arch 24 0 3722(_assignment(_trgt(5(_index 121)))(_sens(37)))))
						(CISR_DFF(_arch 25 0 3724(_prcs(_simple)(_trgt(23(_object 24)))(_sens(0))(_read(31)(37)(3(_index 122))(4(_index 123))))))
						(CIER_Reg(_arch 26 0 3731(_prcs(_simple)(_trgt(38))(_sens(24)(1)(10)(15)))))
						(line__3742(_arch 27 0 3742(_assignment(_trgt(5(_index 124)))(_sens(38)))))
						(CIER_DFF(_arch 28 0 3744(_prcs(_simple)(_trgt(24(_object 24)))(_sens(0))(_read(31)(38)(3(_index 125))(4(_index 126))))))
					)
				)
			)
			(_object
				(_prcs
					(line__3753(_arch 29 0 3753(_assignment(_trgt(25(_object 24)))(_sens(23(_object 24))(24(_object 24)))(_read(23(_object 24))(24(_object 24))))))
				)
			)
			(_part (24(_object 24))(23(_object 24))
			)
		)
		(_generate Not_Using_Intr 0 3757(_if 127)
			(_object
				(_prcs
					(line__3759(_arch 30 0 3759(_assignment(_trgt(21(_object 24))))))
					(line__3760(_arch 31 0 3760(_assignment(_trgt(22(_object 24))))))
					(line__3761(_arch 32 0 3761(_assignment(_trgt(24(_object 24))))))
					(line__3762(_arch 33 0 3762(_assignment(_trgt(23(_object 24))))))
					(line__3763(_arch 34 0 3763(_assignment(_trgt(25(_object 24))))))
					(line__3764(_arch 35 0 3764(_assignment(_trgt(5(_index 128))))))
					(line__3765(_arch 36 0 3765(_assignment(_trgt(5(_index 129))))))
					(line__3766(_arch 37 0 3766(_assignment(_trgt(5(_index 130))))))
					(line__3767(_arch 38 0 3767(_assignment(_trgt(5(_index 131))))))
				)
			)
		)
		(_generate Using_CIMR 0 3770(_if 132)
			(_generate CIMR_TMR_No 0 3773(_if 133)
				(_object
					(_prcs
						(CIMR_Reg(_arch 39 0 3776(_prcs(_trgt(30(_object 24))(30(_object 24)))(_sens(0)(1)(15(_object 24)))(_dssslsensitivity 1)(_read(11)(15(_object 24))))))
						(line__3787(_arch 40 0 3787(_assignment(_trgt(5(_index 134))))))
					)
				)
			)
			(_generate CIMR_TMR_Yes 0 3791(_if 135)
				(_object
					(_sig(_int cimr_d -3 0 3792(_arch(_uni))))
					(_prcs
						(CIMR_Logic(_arch 41 0 3795(_prcs(_simple)(_trgt(39))(_sens(30)(1)(11)(15)))))
						(line__3806(_arch 42 0 3806(_assignment(_trgt(5(_index 136)))(_sens(39)))))
						(CIMR_DFF(_arch 43 0 3808(_prcs(_simple)(_trgt(30(_object 24)))(_sens(0))(_read(31)(39)(3(_index 137))(4(_index 138))))))
					)
				)
			)
		)
		(_generate Not_Using_CIMR 0 3819(_if 139)
			(_object
				(_prcs
					(line__3821(_arch 44 0 3821(_assignment(_trgt(30(_object 24))))))
					(line__3822(_arch 45 0 3822(_assignment(_trgt(5(_index 140))))))
				)
			)
		)
		(_object
			(_cnst(_int I 19 0 3484(_arch)))
			(_cnst(_int C_INTC_ENABLED_I -3 0 3485(_arch gms(_code 141))))
			(_cnst(_int C_INTC_ASYNC_INTR_I -3 0 3486(_arch gms(_code 142))))
			(_cnst(_int C_RESET_VALUE -3 0 3487(_arch gms(_code 143))))
			(_cnst(_int C_INTC_LEVEL_EDGE_I -3 0 3488(_arch gms(_code 144))))
			(_cnst(_int C_INTC_POSITIVE_I -3 0 3489(_arch gms(_code 145))))
		)
	)
	(_generate Using_Fast 0 3827(_if 146)
		(_generate Calc_Byte_Res 0 3861(_for 49 )
			(_object
				(_cnst(_int I 49 0 3861(_arch)))
				(_prcs
					(line__3863(_arch 46 0 3863(_assignment(_trgt(40(_object 35)))(_sens(25(_range 147)))(_read(25(_range 148))))))
					(line__3865(_arch 47 0 3865(_assignment(_trgt(41(_object 35(_index 149))))(_sens(25(_range 150)))(_read(25(_range 151))))))
					(line__3867(_arch 48 0 3867(_assignment(_trgt(41(_object 35(_index 152))))(_sens(25(_index 153))(25(_index 154))(25(_index 155))(25(_index 156))(25(_index 157))(25(_index 158)))(_read(25(_index 159))(25(_index 160))(25(_index 161))(25(_index 162))(25(_index 163))(25(_index 164))))))
					(line__3872(_arch 49 0 3872(_assignment(_trgt(41(_object 35(_index 165))))(_sens(25(_index 166))(25(_index 167))(25(_index 168))(25(_index 169))(25(_index 170))(25(_index 171))(25(_index 172)))(_read(25(_index 173))(25(_index 174))(25(_index 175))(25(_index 176))(25(_index 177))(25(_index 178))(25(_index 179))))))
				)
			)
		)
		(_generate Mux_the_Results 0 3883(_for 50 )
			(_object
				(_cnst(_int I 50 0 3883(_arch)))
				(_prcs
					(line__3885(_arch 51 0 3885(_assignment(_trgt(42(_object 36)))(_sens(40(_object 36))(41(_object 36))(42(_index 180)))(_mon)(_read(40(_object 36))(41(_object 36))(42(_index 181))))))
				)
			)
		)
		(_generate Fast_FSM_TMR_No 0 3889(_if 182)
			(_object
				(_prcs
					(Fast_FSM(_arch 52 0 3893(_prcs(_trgt(28)(43)(44)(18))(_sens(0)(40)(42(0))(43)(49)(50)(1)(7))(_dssslsensitivity 1))))
					(line__3938(_arch 53 0 3938(_assignment(_trgt(5(d_166_165))))))
					(line__3939(_arch 54 0 3939(_assignment(_trgt(5(167))))))
					(line__3940(_arch 55 0 3940(_assignment(_trgt(5(d_164_160))))))
					(line__3941(_arch 56 0 3941(_assignment(_trgt(5(168))))))
				)
			)
		)
		(_generate Fast_FSM_TMR_Yes 0 3945(_if 183)
			(_object
				(_type(_int ~NATURAL~range~1~downto~0~1314 0 3946(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 3946(_array -3((_dto i 1 i 0)))))
				(_sig(_int fast_state_d 52 0 3946(_arch(_uni))))
				(_sig(_int INTC_IRQ_d -3 0 3947(_arch(_uni))))
				(_type(_int ~NATURAL~range~4~downto~0~1316 0 3948(_scalar (_dto i 4 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1317 0 3948(_array -3((_dto i 4 i 0)))))
				(_sig(_int civr_d 54 0 3948(_arch(_uni))))
				(_sig(_int do_fast_ack_d -3 0 3949(_arch(_uni))))
				(_prcs
					(Fast_FSM_Logic(_arch 57 0 3952(_prcs(_simple)(_trgt(51)(52)(53)(54))(_sens(28)(40)(42)(43)(44)(49)(50)(1)(7)))))
					(line__4003(_arch 58 0 4003(_assignment(_alias((ToVote(d_166_165))(fast_state_d)))(_trgt(5(d_166_165)))(_sens(51)))))
					(line__4004(_arch 59 0 4004(_assignment(_alias((ToVote(167))(INTC_IRQ_d)))(_trgt(5(167)))(_sens(52)))))
					(line__4005(_arch 60 0 4005(_assignment(_alias((ToVote(d_164_160))(civr_d)))(_trgt(5(d_164_160)))(_sens(53)))))
					(line__4006(_arch 61 0 4006(_assignment(_alias((ToVote(168))(do_fast_ack_d)))(_trgt(5(168)))(_sens(54)))))
					(Fast_FSM_DFF(_arch 62 0 4008(_prcs(_trgt(28)(43)(44)(18))(_sens(0)(31)(51)(52)(53)(54)(3(168))(3(d_164_160))(3(167))(3(d_166_165))(4(168))(4(d_164_160))(4(167))(4(d_166_165)))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate Using_EA 0 4041(_if 184)
			(_generate Using_LUTRAM 0 4048(_if 185)
				(_object
					(_prcs
						(civar_reg(_arch 70 0 4051(_prcs(_simple)(_trgt(45)(48))(_sens(0))(_mon)(_read(45)(46)(47)(55)(56)(12)(13)))))
					)
				)
				(_split (45)
				)
			)
			(_generate Not_Using_LUTRAM 0 4066(_if 186)
				(_object
					(_prcs
						(civar_reg(_arch 71 0 4069(_prcs(_simple)(_trgt(45)(48))(_sens(0))(_mon)(_read(45)(46)(47)(55)(56)(1)(12)(13)))))
					)
				)
				(_split (45)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~C_INTC_ADDR_WIDTH-1~downto~32~13 0 4042(_scalar (_dto c 187 i 32))))
				(_type(_int ~STD_LOGIC_VECTOR{C_INTC_ADDR_WIDTH-1~downto~32}~13 0 4042(_array -3((_dto c 188 i 32)))))
				(_sig(_int write_data_hi 56 0 4042(_arch(_uni))))
				(_type(_int ~NATURAL~range~31~downto~2~13 0 4043(_scalar (_dto i 31 i 2))))
				(_type(_int ~STD_LOGIC_VECTOR{31~downto~2}~13 0 4043(_array -3((_dto i 31 i 2)))))
				(_sig(_int write_data_lo 58 0 4043(_arch(_uni))))
				(_prcs
					(line__4045(_arch 68 0 4045(_assignment(_trgt(55))(_sens(15(_range 189)))(_read(15(_range 190))))))
					(line__4046(_arch 69 0 4046(_assignment(_alias((write_data_lo)(Write_Data(d_31_2))))(_trgt(56))(_sens(15(d_31_2))))))
				)
			)
		)
		(_generate Not_Using_EA 0 4090(_if 191)
			(_generate Using_LUTRAM 0 4095(_if 192)
				(_object
					(_prcs
						(civar_reg(_arch 73 0 4098(_prcs(_trgt(45)(48))(_sens(0)(45)(46)(47)(57)(12))(_dssslsensitivity 1)(_mon))))
					)
				)
				(_split (45)
				)
			)
			(_generate Not_Using_LUTRAM 0 4112(_if 193)
				(_object
					(_prcs
						(civar_reg(_arch 74 0 4115(_prcs(_trgt(45)(48))(_sens(0)(45)(46)(47)(57)(1)(12))(_dssslsensitivity 1)(_mon))))
					)
				)
				(_split (45)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~C_INTC_ADDR_WIDTH-3~downto~0~1330 0 4091(_scalar (_dto c 194 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_INTC_ADDR_WIDTH-3~downto~0}~1331 0 4091(_array -3((_dto c 195 i 0)))))
				(_sig(_int write_data_i 60 0 4091(_arch(_uni))))
				(_prcs
					(line__4093(_arch 72 0 4093(_assignment(_trgt(57))(_sens(15(_range 196)))(_read(15(_range 197))))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~2~downto~0~13 0 3828(_scalar (_dto i 2 i 0))))
			(_type(_int byte_res_vec 0 3828(_array -3((_dto i 2 i 0)))))
			(_type(_int ~INTEGER~range~3~downto~0~13 0 3829(_scalar (_dto i 3 i 0))))
			(_type(_int byte_res_array 0 3829(_array 22((_dto i 3 i 0)))))
			(_type(_int ~NATURAL~range~4~downto~0~132 0 3831(_scalar (_dto i 4 i 0))))
			(_type(_int mux_res_vec 0 3831(_array -3((_dto i 4 i 0)))))
			(_type(_int ~INTEGER~range~4~downto~0~13 0 3832(_scalar (_dto i 4 i 0))))
			(_type(_int mux_res_array 0 3832(_array 26((_dto i 4 i 0)))))
			(_type(_int ~INTEGER~range~C_CIVAR_SIZE-1~downto~0~13 0 3834(_scalar (_dto c 198 i 0))))
			(_type(_int ~NATURAL~range~C_INTC_ADDR_WIDTH-3~downto~0~13 0 3834(_scalar (_dto c 199 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_INTC_ADDR_WIDTH-3~downto~0}~13 0 3834(_array -3((_dto c 200 i 0)))))
			(_type(_int civar_type 0 3834(_array 31((_dto c 201 i 0)))))
			(_type(_int ~NATURAL~range~1~downto~0~13 0 3836(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 3836(_array -3((_dto i 1 i 0)))))
			(_cnst(_int Idle 34 0 3836(_arch(_string \"00"\))))
			(_type(_int ~NATURAL~range~1~downto~0~133 0 3837(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 3837(_array -3((_dto i 1 i 0)))))
			(_cnst(_int Interrupting 36 0 3837(_arch(_string \"01"\))))
			(_type(_int ~NATURAL~range~1~downto~0~135 0 3838(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 3838(_array -3((_dto i 1 i 0)))))
			(_cnst(_int Handling 38 0 3838(_arch(_string \"10"\))))
			(_type(_int ~NATURAL~range~1~downto~0~137 0 3839(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 3839(_array -3((_dto i 1 i 0)))))
			(_cnst(_int Acknowledge 40 0 3839(_arch(_string \"11"\))))
			(_type(_int ~NATURAL~range~3~downto~0~13 0 3841(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 3841(_array -3((_dto i 3 i 0)))))
			(_sig(_int byte_zeros 42 0 3841(_arch(_uni))))
			(_sig(_int byte_res 24 0 3842(_arch(_uni))))
			(_sig(_int mux_res 28 0 3843(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~downto~0~139 0 3844(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 3844(_array -3((_dto i 1 i 0)))))
			(_sig(_int fast_state 44 0 3844(_arch(_uni))))
			(_sig(_int do_fast_ack -3 0 3845(_arch(_uni))))
			(_sig(_int civar 32 0 3846(_arch(_uni(_code 202)))))
			(_type(_int ~NATURAL~range~C_CIVAR_WIDTH-1~downto~0~13 0 3847(_scalar (_dto c 203 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_CIVAR_WIDTH-1~downto~0}~13 0 3847(_array -3((_dto c 204 i 0)))))
			(_sig(_int civar_read_addr 46 0 3847(_arch(_uni))))
			(_sig(_int civar_write_addr 46 0 3848(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_INTC_ADDR_WIDTH-3~downto~0~1311 0 3849(_scalar (_dto c 205 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_INTC_ADDR_WIDTH-3~downto~0}~1312 0 3849(_array -3((_dto c 206 i 0)))))
			(_sig(_int intr_addr_i 48 0 3849(_arch(_uni))))
			(_sig(_int early_ack -3 0 3850(_arch(_uni))))
			(_sig(_int has_fast -3 0 3851(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~3~13 0 3861(_scalar (_to i 0 i 3))))
			(_type(_int ~NATURAL~range~3~downto~0~1313 0 3883(_scalar (_dto i 3 i 0))))
			(_prcs
				(line__3882(_arch 50 0 3882(_assignment(_trgt(42(4))))))
				(Fast_Ack_Assign(_arch 63 0 4028(_prcs(_simple)(_trgt(29))(_sens(28)(44))(_mon))))
				(line__4034(_arch 64 0 4034(_assignment(_trgt(49))(_sens(28))(_mon))))
				(line__4035(_arch 65 0 4035(_assignment(_trgt(50))(_sens(28)(30))(_mon))))
				(line__4038(_arch 66 0 4038(_assignment(_trgt(47))(_sens(14(_range 207)))(_read(14(_range 208))))))
				(line__4039(_arch 67 0 4039(_assignment(_trgt(46))(_sens(28(_range 209)))(_read(28(_range 210))))))
				(INTR_ADDR_Assign(_arch 75 0 4133(_prcs(_simple)(_trgt(8(_range 211))(8))(_sens(48)))))
			)
		)
		(_split (29)
		)
	)
	(_generate Not_Using_Fast 0 4141(_if 212)
		(_object
			(_prcs
				(line__4143(_arch 76 0 4143(_assignment(_trgt(28)))))
				(line__4144(_arch 77 0 4144(_assignment(_trgt(29)))))
				(line__4145(_arch 78 0 4145(_assignment(_trgt(8)))))
				(line__4146(_arch 79 0 4146(_assignment(_trgt(18))(_sens(25)))))
				(line__4147(_arch 80 0 4147(_assignment(_trgt(5(d_166_165))))))
				(line__4148(_arch 81 0 4148(_assignment(_trgt(5(167))))))
				(line__4149(_arch 82 0 4149(_assignment(_trgt(5(d_164_160))))))
				(line__4150(_arch 83 0 4150(_assignment(_trgt(5(168))))))
			)
		)
	)
	(_generate cipr_rd_dff_all 0 4172(_for 20 )
		(_inst fdr_i 0 4174(_comp MB_FDR)
			(_gen
				((C_TARGET)(_code 213))
			)
			(_port
				((Q)(INTC_CIPR(_object 37)))
				((C)(Clk))
				((D)(cipr(_object 37)))
				((R)(rst_cipr_rd_voted))
			)
			(_use(_ent . MB_FDR)
				(_gen
					((C_TARGET)(_code 214))
				)
			)
		)
		(_object
			(_cnst(_int I 20 0 4172(_arch)))
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 3372(_ent)))
		(_gen(_int C_TMR -2 0 3373 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 3374 \0\ (_ent((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 3375 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_COMB_MUX -2 0 3376 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 3377(_scalar (_to i 32 i 64))))
		(_gen(_int C_ADDR_WIDTH 0 0 3377 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 3378(_array -3((_dto i 31 i 0)))))
		(_gen(_int C_INTC_ENABLED 1 0 3378(_ent gms)))
		(_gen(_int C_INTC_LEVEL_EDGE 1 0 3379(_ent gms)))
		(_gen(_int C_INTC_POSITIVE 1 0 3380(_ent gms)))
		(_gen(_int C_INTC_ASYNC_INTR 1 0 3381(_ent gms)))
		(_type(_int ~INTEGER~range~0~to~1~12 0 3382(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTC_HAS_FAST 2 0 3382 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~5~to~64~12 0 3383(_scalar (_to i 5 i 64))))
		(_gen(_int C_INTC_ADDR_WIDTH 3 0 3383 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~7~12 0 3384(_scalar (_to i 0 i 7))))
		(_gen(_int C_INTC_NUM_SYNC_FF 4 0 3384 \2\ (_ent((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 3385(_array -3((_dto i 63 i 0)))))
		(_gen(_int C_INTC_BASE_VECTORS 5 0 3385(_ent)))
		(_type(_int ~STRING~12 0 3386(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_LUTRAM 6 0 3386(_ent gms)))
		(_port(_int Clk -3 0 3388(_ent(_in)(_event))))
		(_port(_int Reset -5 0 3389(_ent(_in))))
		(_port(_int TMR_Disable -3 0 3390(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 3391(_array -3((_dto c 215 i 0)))))
		(_port(_int FromAVote 7 0 3391(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 3392(_array -3((_dto c 216 i 0)))))
		(_port(_int FromBVote 8 0 3392(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 3393(_array -3((_dto c 217 i 0)))))
		(_port(_int ToVote 9 0 3393(_ent(_out))))
		(_port(_int INTR 1 0 3394(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3395(_array -3((_dto i 1 i 0)))))
		(_port(_int INTR_ACK 10 0 3395(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 3396(_array -3((_dto c 218 i 0)))))
		(_port(_int INTR_ADDR 11 0 3396(_ent(_out))))
		(_port(_int INTC_WRITE_CIAR -3 0 3397(_ent(_in))))
		(_port(_int INTC_WRITE_CIER -3 0 3398(_ent(_in))))
		(_port(_int INTC_WRITE_CIMR -3 0 3399(_ent(_in))))
		(_port(_int INTC_WRITE_CIVAR -3 0 3400(_ent(_in))))
		(_port(_int INTC_WRITE_CIVEAR -3 0 3401(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 3402(_array -3((_dto i 4 i 0)))))
		(_port(_int INTC_CIVAR_ADDR 12 0 3402(_ent(_in))))
		(_port(_int Write_Data 1 0 3403(_ent(_in))))
		(_port(_int INTC_READ_CISR -3 0 3404(_ent(_in))))
		(_port(_int INTC_READ_CIPR -3 0 3405(_ent(_in))))
		(_port(_int INTC_IRQ -3 0 3406(_ent(_out))))
		(_port(_int INTC_CISR 1 0 3407(_ent(_out))))
		(_port(_int INTC_CIPR 1 0 3408(_ent(_out))))
		(_type(_int intr_pos_type 0 3444(_scalar (_dto i 31 i 0))))
		(_type(_int intr_type 0 3445(_array -3((_dto i 31 i 0)))))
		(_cnst(_int C_ENABLED_NONE -5 0 3452(_arch gms(_code 219))))
		(_cnst(_int C_ENABLED_MSH -5 0 3453(_arch gms(_code 220))))
		(_cnst(_int C_CIVAR_WIDTH -2 0 3454(_arch gms(_code 221))))
		(_cnst(_int C_CIVAR_SIZE -2 0 3455(_arch gms(_code 222))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 3457(_array -3((_dto i 63 i 0)))))
		(_cnst(_int C_BASE_VECTORS 15 0 3457(_arch gms(_code 223))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 3459(_array -3((_dto c 224 i 0)))))
		(_cnst(_int C_DEFAULT_ADDR 16 0 3459(_arch gms(_code 225))))
		(_cnst(_int USE_LUTRAM -5 0 3462(_arch gms(_code 226))))
		(_cnst(_int C_TMR_ONLY -7 0 3464(_arch gms(_code 227))))
		(_cnst(_int C_TMR_or_LOCKSTEP -7 0 3465(_arch gms(_code 228))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 3467(_array -3((_dto i 31 i 0)))))
		(_sig(_int interrupt 17 0 3467(_arch(_uni))))
		(_sig(_int intr_present 17 0 3468(_arch(_uni))))
		(_sig(_int cisr 17 0 3469(_arch(_uni))))
		(_sig(_int cier 17 0 3470(_arch(_uni))))
		(_sig(_int cipr 17 0 3471(_arch(_uni))))
		(_sig(_int rst_cipr_rd -3 0 3472(_arch(_uni))))
		(_sig(_int rst_cipr_rd_voted -3 0 3473(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 3474(_array -3((_dto i 4 i 0)))))
		(_sig(_int civr 18 0 3474(_arch(_uni))))
		(_sig(_int fast_ack 17 0 3475(_arch(_uni))))
		(_sig(_int cimr 17 0 3476(_arch(_uni))))
		(_sig(_int tmr_disable_b -5 0 3478(_arch(_uni))))
		(_type(_int ~INTEGER~range~31~downto~0~13 0 3484(_scalar (_dto i 31 i 0))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 4172(_scalar (_to i 0 i 31))))
		(_prcs
			(line__3482(_arch 0 0 3482(_assignment(_trgt(31))(_sens(2)))))
			(cisr_rd_dff(_arch 84 0 4153(_prcs(_trgt(19))(_sens(0)(23)(1)(16))(_dssslsensitivity 1))))
			(line__4164(_arch 85 0 4164(_assignment(_trgt(26))(_sens(17)))))
			(line__4166(_arch 86 0 4166(_assignment(_alias((ToVote(169))(rst_cipr_rd)))(_trgt(5(169)))(_sens(26)))))
			(line__4168(_arch 87 0 4168(_assignment(_trgt(27))(_sens(26)(31)(3(169))(4(169))))))
		)
		(_subprogram
			(_int value 88 0 3447(_arch(_func)))
			(_ext vote(3 2))
			(_ext vote(3 0))
			(_ext vote(3 3))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_INTERRUPT_Pos(3 IRQ_INTERRUPT_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_INTR_PRESENT_Pos(3 IRQ_INTR_PRESENT_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_CISR_Pos(3 IRQ_CISR_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_CIER_Pos(3 IRQ_CIER_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_CIMR_Pos(3 IRQ_CIMR_Pos)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_FAST_STATE_Pos(3 IRQ_FAST_STATE_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_CIVR_Pos(3 IRQ_CIVR_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_INTC_IRQ_Pos(3 IRQ_INTC_IRQ_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_DO_FAST_ACK_Pos(3 IRQ_DO_FAST_ACK_Pos)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.IRQ_RST_CIPR_RD_Pos(3 IRQ_RST_CIPR_RD_Pos)))
		(_type(_ext ieee.std_logic_1164.UX01(2 UX01)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018)
		(33686018 2)
		(33686018 2)
		(50529027)
		(770)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686019 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(7562617)
	)
	(_model . IMP 229 -1)
)
V 000044 55 12978         1702630151321 IMP
(_unit VHDL(pit_module 0 4278(imp 0 4309))
	(_version vf1)
	(_time 1702630151322 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code f4f2f2a4f9a2a4e1a2f3f4f3b2aea1f3f1f2a7f2f1f3f4)
	(_ent
		(_time 1702630151319)
	)
	(_comp
		(MB_LUT3
			(_object
				(_gen(_int C_TARGET -1 0 4324(_ent)))
				(_type(_int ~BIT_VECTOR~13 0 4325(_array -5((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 5 0 4325(_ent(_string \"00000000"\))))
				(_port(_int O -3 0 4327(_ent (_out))))
				(_port(_int I0 -3 0 4328(_ent (_in))))
				(_port(_int I1 -3 0 4329(_ent (_in))))
				(_port(_int I2 -3 0 4330(_ent (_in))))
			)
		)
		(MB_MULT_AND
			(_object
				(_gen(_int C_TARGET -1 0 4335(_ent)))
				(_gen(_int INIT -5 0 4336(_ent((i 0)))))
				(_port(_int LO -3 0 4338(_ent (_out))))
				(_port(_int I0 -3 0 4339(_ent (_in))))
				(_port(_int I1 -3 0 4340(_ent (_in))))
			)
		)
		(MB_MUXCY_XORCY
			(_object
				(_gen(_int C_TARGET -1 0 4313(_ent)))
				(_port(_int O -3 0 4315(_ent (_out))))
				(_port(_int LO -3 0 4316(_ent (_out))))
				(_port(_int CI -3 0 4317(_ent (_in))))
				(_port(_int DI -3 0 4318(_ent (_in))))
				(_port(_int S -3 0 4319(_ent (_in))))
			)
		)
	)
	(_generate Using_PIT 0 4345(_if 43)
		(_generate TMR_No 0 4364(_if 44)
			(_object
				(_prcs
					(PreLoad_Handler(_arch 0 0 4369(_prcs(_trgt(15))(_sens(0)(1)(11(_range 45)))(_dssslsensitivity 1)(_read(8)(11(_range 46))))))
					(Ctrl_Handler(_arch 1 0 4383(_prcs(_trgt(16)(17)(18)(20))(_sens(0)(16)(17)(19)(20)(24)(1)(8)(9)(11(0))(11(1)))(_dssslsensitivity 1))))
					(line__4420(_arch 2 0 4420(_assignment(_trgt(19))(_sens(18)(7)))))
					(Counter(_arch 3 0 4422(_prcs(_trgt(23))(_sens(0)(21)(1))(_dssslsensitivity 1)(_read(19)))))
					(Interrupt_Handler(_arch 4 0 4433(_prcs(_trgt(25))(_sens(0)(19)(20)(24)(1))(_dssslsensitivity 1))))
					(Toggle_Handler(_arch 5 0 4444(_prcs(_simple)(_trgt(26))(_sens(0))(_read(25)(26)(1)))))
					(line__4455(_arch 6 0 4455(_assignment(_trgt(6)))))
				)
			)
		)
		(_generate Using_FPGA 0 4462(_if 47)
			(_generate All_Bits 0 4469(_for 11 )
				(_inst Count_LUT 0 4472(_comp MB_LUT3)
					(_gen
						((C_TARGET)(_code 48))
						((INIT)(_string \"01110010"\))
					)
					(_port
						((O)(new_cnt(_object 7)))
						((I0)(count_load_n))
						((I1)(count(_object 7)))
						((I2)(preload_value(_object 7)))
					)
					(_use(_ent . MB_LUT3)
						(_gen
							((C_TARGET)(_code 49))
							((INIT)(_string \"01110010"\))
						)
					)
				)
				(_inst MULT_AND_I 0 4483(_comp MB_MULT_AND)
					(_gen
						((C_TARGET)(_code 50))
					)
					(_port
						((LO)(new_cnt_di(_object 7)))
						((I0)(count_load_n))
						((I1)(count(_object 7)))
					)
					(_use(_ent . MB_MULT_AND)
						(_gen
							((C_TARGET)(_code 51))
						)
					)
				)
				(_inst MUXCY_XORCY_L_I1 0 4491(_comp MB_MUXCY_XORCY)
					(_gen
						((C_TARGET)(_code 52))
					)
					(_port
						((O)(cnt(_object 7)))
						((LO)(carry(_index 53)))
						((CI)(carry(_object 7)))
						((DI)(new_cnt_di(_object 7)))
						((S)(new_cnt(_object 7)))
					)
					(_use(_ent . MB_MUXCY_XORCY)
						(_gen
							((C_TARGET)(_code 54))
						)
					)
				)
				(_object
					(_cnst(_int I 11 0 4469(_arch)))
				)
			)
			(_object
				(_type(_int ~NATURAL~range~C_PIT_SIZE-1~downto~0~132 0 4463(_scalar (_dto c 55 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE-1~downto~0}~133 0 4463(_array -3((_dto c 56 i 0)))))
				(_sig(_int new_cnt 10 0 4463(_arch(_uni))))
				(_sig(_int new_cnt_di 10 0 4464(_arch(_uni))))
				(_type(_int ~INTEGER~range~0~to~C_PIT_SIZE-1~13 0 4469(_scalar (_to i 0 c 57))))
				(_prcs
					(line__4467(_arch 7 0 4467(_assignment(_trgt(22(0))))))
					(line__4503(_arch 8 0 4503(_assignment(_trgt(24))(_sens(22(_object 5)))(_read(22(_object 5))))))
				)
			)
			(_part (22(_object 5))
			)
		)
		(_generate Using_RTL 0 4507(_if 58)
			(_object
				(_type(_int ~NATURAL~range~C_PIT_SIZE~downto~0~134 0 4508(_scalar (_dto c 59 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE~downto~0}~135 0 4508(_array -3((_dto c 60 i 0)))))
				(_sig(_int count_extra 13 0 4508(_arch(_uni))))
				(_prcs
					(line__4510(_arch 9 0 4510(_assignment(_trgt(29))(_sens(23)))))
					(line__4511(_arch 10 0 4511(_assignment(_trgt(22))(_sens(29)))))
					(line__4512(_arch 11 0 4512(_assignment(_trgt(21))(_sens(15)(20)(22(_range 61)))(_read(22(_range 62))))))
					(line__4514(_arch 12 0 4514(_assignment(_trgt(24))(_sens(22(_object 5)))(_read(22(_object 5))))))
				)
			)
			(_part (22(_object 5))
			)
		)
		(_generate TMR_Yes 0 4517(_if 63)
			(_generate spy1_g 0 4547(_if 64)
				(_object
					(_prcs
						(line__4549(_arch 16 0 4549(_assignment(_trgt(6(_range 65))))))
					)
				)
			)
			(_generate spy2_g 0 4643(_if 66)
				(_object
					(_prcs
						(line__4645(_arch 27 0 4645(_assignment(_trgt(6(_range 67))))))
					)
				)
			)
			(_object
				(_sig(_int tmr_disable_b -4 0 4518(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_PIT_SIZE-1~downto~0~137 0 4519(_scalar (_dto c 68 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE-1~downto~0}~138 0 4519(_array -3((_dto c 69 i 0)))))
				(_sig(_int preload_value_d 15 0 4519(_arch(_uni))))
				(_sig(_int count_d 15 0 4520(_arch(_uni))))
				(_sig(_int reload_d -3 0 4521(_arch(_uni))))
				(_sig(_int count_en_d -3 0 4522(_arch(_uni))))
				(_sig(_int count_load_n_d -3 0 4523(_arch(_uni))))
				(_sig(_int preload_written_d -3 0 4524(_arch(_uni))))
				(_sig(_int pit_interrupt_i_d -3 0 4525(_arch(_uni))))
				(_sig(_int pit_toggle_i_d -3 0 4526(_arch(_uni))))
				(_prcs
					(line__4529(_arch 13 0 4529(_assignment(_trgt(30))(_sens(3)))))
					(PreLoad_Handler_Logic(_arch 14 0 4534(_prcs(_simple)(_trgt(31))(_sens(15)(1)(8)(11)))))
					(line__4545(_arch 15 0 4545(_assignment(_trgt(6(_range 70)))(_sens(31)))))
					(PreLoad_Handler_DFF(_arch 17 0 4552(_prcs(_trgt(15))(_sens(0)(30)(31)(4(d_31_0))(5(d_31_0)))(_dssslsensitivity 1))))
					(Ctrl_Handler_Logic(_arch 18 0 4564(_prcs(_simple)(_trgt(33)(34)(35)(36))(_sens(16)(17)(18)(19)(20)(24)(1)(8)(9)(11)))))
					(line__4605(_arch 19 0 4605(_assignment(_alias((ToVote(32))(reload_d)))(_trgt(6(32)))(_sens(33)))))
					(line__4606(_arch 20 0 4606(_assignment(_alias((ToVote(33))(count_en_d)))(_trgt(6(33)))(_sens(34)))))
					(line__4607(_arch 21 0 4607(_assignment(_alias((ToVote(34))(count_load_n_d)))(_trgt(6(34)))(_sens(35)))))
					(line__4608(_arch 22 0 4608(_assignment(_alias((ToVote(35))(preload_written_d)))(_trgt(6(35)))(_sens(36)))))
					(Ctrl_Handler_DFF(_arch 23 0 4610(_prcs(_trgt(16)(17)(18)(20))(_sens(0)(30)(33)(34)(35)(36)(4(35))(4(34))(4(33))(4(32))(5(35))(5(34))(5(33))(5(32)))(_dssslsensitivity 1))))
					(line__4628(_arch 24 0 4628(_assignment(_trgt(19))(_sens(18)(7)))))
					(Counter_Logic(_arch 25 0 4630(_prcs(_simple)(_trgt(32))(_sens(19)(21)(23)(1)))))
					(line__4641(_arch 26 0 4641(_assignment(_trgt(6(_range 71)))(_sens(32)))))
					(Counter_DFF(_arch 28 0 4648(_prcs(_trgt(23))(_sens(0)(30)(32)(4(d_67_36))(5(d_67_36)))(_dssslsensitivity 1))))
					(Interrupt_Handler_Logic(_arch 29 0 4655(_prcs(_simple)(_trgt(37))(_sens(19)(20)(24)(1)))))
					(line__4664(_arch 30 0 4664(_assignment(_alias((ToVote(68))(pit_interrupt_i_d)))(_trgt(6(68)))(_sens(37)))))
					(Interrupt_Handler_DFF(_arch 31 0 4666(_prcs(_trgt(25))(_sens(0)(30)(37)(4(68))(5(68)))(_dssslsensitivity 1))))
					(Toggle_Handler_Logic(_arch 32 0 4675(_prcs(_simple)(_trgt(38))(_sens(25)(26)(1)))))
					(line__4686(_arch 33 0 4686(_assignment(_alias((ToVote(69))(pit_toggle_i_d)))(_trgt(6(69)))(_sens(38)))))
					(Toggle_Handler_DFF(_arch 34 0 4688(_prcs(_trgt(26))(_sens(0)(30)(38)(4(69))(5(69)))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate Readable_Counter 0 4705(_if 72)
			(_object
				(_prcs
					(PIT_Read_Handler(_arch 37 0 4708(_prcs(_simple)(_trgt(12(_range 73))(12))(_sens(0))(_read(23)(2)(10)))))
				)
			)
		)
		(_generate Dont_Read_Counter 0 4722(_if 74)
			(_object
				(_prcs
					(line__4724(_arch 38 0 4724(_assignment(_trgt(12)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_PIT_SIZE-1~downto~0~13 0 4346(_scalar (_dto c 75 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE-1~downto~0}~13 0 4346(_array -3((_dto c 76 i 0)))))
			(_sig(_int preload_value 6 0 4346(_arch(_uni))))
			(_sig(_int preload_written -3 0 4347(_arch(_uni))))
			(_sig(_int reload -3 0 4349(_arch(_uni))))
			(_sig(_int count_en -3 0 4350(_arch(_uni))))
			(_sig(_int count_enabled -3 0 4352(_arch(_uni))))
			(_sig(_int count_load_n -3 0 4355(_arch(_uni))))
			(_sig(_int cnt 6 0 4356(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_PIT_SIZE~downto~0~13 0 4357(_scalar (_dto c 77 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE~downto~0}~13 0 4357(_array -3((_dto c 78 i 0)))))
			(_sig(_int carry 8 0 4357(_arch(_uni))))
			(_sig(_int count 6 0 4358(_arch(_uni))))
			(_sig(_int count_wrap -3 0 4359(_arch(_uni))))
			(_sig(_int pit_interrupt_i -3 0 4360(_arch(_uni))))
			(_sig(_int pit_toggle_i -3 0 4361(_arch(_uni))))
			(_prcs
				(line__4699(_arch 35 0 4699(_assignment(_alias((PIT_Interrupt)(pit_interrupt_i)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
				(line__4700(_arch 36 0 4700(_assignment(_alias((PIT_Toggle)(pit_toggle_i)))(_simpleassign BUF)(_trgt(13))(_sens(26)))))
			)
		)
	)
	(_generate Not_Using_Pit 0 4729(_if 79)
		(_object
			(_prcs
				(line__4731(_arch 39 0 4731(_assignment(_trgt(12)))))
				(line__4732(_arch 40 0 4732(_assignment(_alias((PIT_Interrupt)(_string \"0"\)))(_trgt(14)))))
				(line__4733(_arch 41 0 4733(_assignment(_alias((PIT_Toggle)(_string \"0"\)))(_trgt(13)))))
				(line__4734(_arch 42 0 4734(_assignment(_trgt(6)))))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 4280(_ent gms)))
		(_gen(_int C_TMR -2 0 4281 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 4282 \0\ (_ent((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 4283 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_PIT -2 0 4284 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PIT_SIZE -2 0 4285 \16\ (_ent gms((i 16)))))
		(_gen(_int C_PIT_READABLE -2 0 4286 \1\ (_ent gms((i 1)))))
		(_port(_int Clk -3 0 4289(_ent(_in)(_event))))
		(_port(_int Reset -4 0 4290(_ent(_in))))
		(_port(_int Config_Reset -3 0 4291(_ent(_in))))
		(_port(_int TMR_Disable -3 0 4292(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 4293(_array -3((_dto c 80 i 0)))))
		(_port(_int FromAVote 0 0 4293(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 4294(_array -3((_dto c 81 i 0)))))
		(_port(_int FromBVote 1 0 4294(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 4295(_array -3((_dto c 82 i 0)))))
		(_port(_int ToVote 2 0 4295(_ent(_out))))
		(_port(_int PIT_Count_En -3 0 4296(_ent(_in))))
		(_port(_int PIT_Write_Preload -3 0 4297(_ent(_in))))
		(_port(_int PIT_Write_Ctrl -3 0 4298(_ent(_in))))
		(_port(_int PIT_Read -3 0 4299(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 4300(_array -3((_dto i 31 i 0)))))
		(_port(_int Write_Data 3 0 4300(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE-1~downto~0}~12 0 4301(_array -3((_dto c 83 i 0)))))
		(_port(_int PIT_Data 4 0 4301(_ent(_out))))
		(_port(_int PIT_Toggle -3 0 4302(_ent(_out))))
		(_port(_int PIT_Interrupt -3 0 4303(_ent(_out))))
		(_subprogram
			(_ext vote(4 0))
			(_ext vote(4 2))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_PRELOAD_VALUE_Pos(4 PIT_PRELOAD_VALUE_Pos)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_RELOAD_Pos(4 PIT_RELOAD_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_COUNT_EN_Pos(4 PIT_COUNT_EN_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_COUNT_LOAD_N_Pos(4 PIT_COUNT_LOAD_N_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_PRELOAD_WRITTEN_Pos(4 PIT_PRELOAD_WRITTEN_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_COUNT_Pos(4 PIT_COUNT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_INTERRUPT_I_Pos(4 PIT_INTERRUPT_I_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PIT_TOGGLE_I_Pos(4 PIT_TOGGLE_I_Pos)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(IOModule_Vote_Pkg)))
	(_model . IMP 84 -1)
)
V 000044 55 5340          1702630151327 IMP
(_unit VHDL(uart_control_status 0 4832(imp 0 4871))
	(_version vf1)
	(_time 1702630151328 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code f4f2f7a4f1a2a2e3a4a5b2aea6f2a2f2a1f3f0f3f6)
	(_ent
		(_time 1702630151325)
	)
	(_generate TMR_No 0 4923(_if 14)
		(_object
			(_prcs
				(Error_Flags(_arch 1 0 4926(_prcs(_trgt(20)(21)(22)(23))(_sens(0)(1)(11)(12)(13)(14))(_dssslsensitivity 1))))
				(line__4957(_arch 2 0 4957(_assignment(_trgt(6)))))
			)
		)
	)
	(_generate TMR_Yes 0 4961(_if 15)
		(_object
			(_sig(_int tmr_disable_b -3 0 4962(_arch(_uni))))
			(_sig(_int parity_error_d -2 0 4963(_arch(_uni))))
			(_sig(_int frame_error_d -2 0 4964(_arch(_uni))))
			(_sig(_int overrun_error_d -2 0 4965(_arch(_uni))))
			(_sig(_int error_interrupt_d -2 0 4966(_arch(_uni))))
			(_prcs
				(line__4969(_arch 3 0 4969(_assignment(_trgt(24))(_sens(3)))))
				(Error_Flags_Logic(_arch 4 0 4971(_prcs(_simple)(_trgt(25)(26)(27)(28))(_sens(20)(21)(22)(1)(11)(12)(13)(14)))))
				(line__5015(_arch 5 0 5015(_assignment(_alias((ToVote(0))(parity_error_d)))(_trgt(6(0)))(_sens(25)))))
				(line__5016(_arch 6 0 5016(_assignment(_alias((ToVote(1))(frame_error_d)))(_trgt(6(1)))(_sens(26)))))
				(line__5017(_arch 7 0 5017(_assignment(_alias((ToVote(2))(overrun_error_d)))(_trgt(6(2)))(_sens(27)))))
				(line__5018(_arch 8 0 5018(_assignment(_alias((ToVote(3))(error_interrupt_d)))(_trgt(6(3)))(_sens(28)))))
				(Error_Flags_DFF(_arch 9 0 5020(_prcs(_trgt(20)(21)(22)(23))(_sens(0)(24)(25)(26)(27)(28)(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0)))(_dssslsensitivity 1))))
			)
		)
	)
	(_object
		(_gen(_int C_TMR -1 0 4834 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -1 0 4835 \0\ (_ent((i 0)))))
		(_gen(_int C_VOTE_SIZE -1 0 4836 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_UART_RX -1 0 4837 \1\ (_ent gms((i 1)))))
		(_gen(_int C_USE_UART_TX -1 0 4838 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~5~to~8~12 0 4839(_scalar (_to i 5 i 8))))
		(_gen(_int C_UART_DATA_BITS 0 0 4839 \8\ (_ent((i 8)))))
		(_gen(_int C_UART_USE_PARITY -1 0 4840 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_ODD_PARITY -1 0 4841 \0\ (_ent((i 0)))))
		(_port(_int CLK -2 0 4844(_ent(_in)(_event))))
		(_port(_int Reset -3 0 4845(_ent(_in))))
		(_port(_int Config_Reset -2 0 4846(_ent(_in))))
		(_port(_int TMR_Disable -2 0 4848(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 4849(_array -2((_dto c 16 i 0)))))
		(_port(_int FromAVote 1 0 4849(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 4850(_array -2((_dto c 17 i 0)))))
		(_port(_int FromBVote 2 0 4850(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 4851(_array -2((_dto c 18 i 0)))))
		(_port(_int ToVote 3 0 4851(_ent(_out))))
		(_port(_int TX_Data_Transmitted -2 0 4853(_ent(_in))))
		(_port(_int TX_Buffer_Empty -2 0 4854(_ent(_in))))
		(_port(_int RX_Data_Received -2 0 4855(_ent(_in))))
		(_port(_int RX_Data_Exists -2 0 4856(_ent(_in))))
		(_port(_int RX_Frame_Error -2 0 4857(_ent(_in))))
		(_port(_int RX_Overrun_Error -2 0 4858(_ent(_in))))
		(_port(_int RX_Parity_Error -2 0 4859(_ent(_in))))
		(_port(_int UART_Status_Read -2 0 4861(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 4862(_array -2((_dto i 7 i 0)))))
		(_port(_int UART_Status 4 0 4862(_ent(_out))))
		(_port(_int UART_Interrupt -2 0 4863(_ent(_out))))
		(_port(_int UART_Rx_Interrupt -2 0 4864(_ent(_out))))
		(_port(_int UART_Tx_Interrupt -2 0 4865(_ent(_out))))
		(_port(_int UART_Error_Interrupt -2 0 4866(_ent(_out))))
		(_sig(_int parity_error -2 0 4873(_arch(_uni))))
		(_sig(_int frame_error -2 0 4874(_arch(_uni))))
		(_sig(_int overrun_error -2 0 4875(_arch(_uni))))
		(_sig(_int error_interrupt -2 0 4877(_arch(_uni))))
		(_prcs
			(UART_Status_DFF(_arch 0 0 4884(_prcs(_trgt(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))(15))(_sens(0)(20)(21)(22)(2)(8)(10)(14))(_dssslsensitivity 1))))
			(line__5043(_arch 10 0 5043(_assignment(_alias((UART_Error_Interrupt)(error_interrupt)))(_simpleassign BUF)(_trgt(19))(_sens(23)))))
			(line__5044(_arch 11 0 5044(_assignment(_alias((UART_Rx_Interrupt)(RX_Data_Received)))(_simpleassign BUF)(_trgt(17))(_sens(9)))))
			(line__5045(_arch 12 0 5045(_assignment(_alias((UART_Tx_Interrupt)(TX_Data_Transmitted)))(_simpleassign BUF)(_trgt(18))(_sens(7)))))
			(line__5046(_arch 13 0 5046(_assignment(_trgt(16))(_sens(23)(7)(9)))))
		)
		(_subprogram
			(_ext vote(2 2))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PARITY_ERROR_Pos(2 PARITY_ERROR_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.FRAME_ERROR_Pos(2 FRAME_ERROR_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.OVERRUN_ERROR_Pos(2 OVERRUN_ERROR_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.ERROR_INTERRUPT_Pos(2 ERROR_INTERRUPT_Pos)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg)))
	(_static
		(33686018 33686018)
	)
	(_model . IMP 19 -1)
)
V 000044 55 23487         1702630151333 IMP
(_unit VHDL(uart_receive 0 5140(imp 0 5176))
	(_version vf1)
	(_time 1702630151334 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code fef8fdaeaaa8a8e9faf8adabeca4aaf8fdf8fbf8f7f9f8)
	(_ent
		(_time 1702630151331)
	)
	(_comp
		(XIL_SRL16E
			(_object
				(_gen(_int C_TARGET -1 0 5180(_ent)))
				(_type(_int ~STRING~13 0 5181(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 9 0 5181(_ent)))
				(_gen(_int C_STATIC -5 0 5182(_ent((i 0)))))
				(_type(_int ~BIT_VECTOR~13 0 5183(_array -6((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 10 0 5183(_ent)))
				(_port(_int Config_Reset -4 0 5185(_ent (_in))))
				(_port(_int Q -4 0 5186(_ent (_out))))
				(_port(_int A0 -4 0 5187(_ent (_in))))
				(_port(_int A1 -4 0 5188(_ent (_in))))
				(_port(_int A2 -4 0 5189(_ent (_in))))
				(_port(_int A3 -4 0 5190(_ent (_in))))
				(_port(_int CE -4 0 5191(_ent (_in))))
				(_port(_int CLK -4 0 5192(_ent (_in))))
				(_port(_int D -4 0 5193(_ent (_in))))
			)
		)
		(MB_FDSE
			(_object
				(_gen(_int C_TARGET -1 0 5198(_ent)))
				(_gen(_int INIT -6 0 5199(_ent((i 1)))))
				(_port(_int Q -4 0 5201(_ent (_out))))
				(_port(_int C -4 0 5202(_ent (_in))))
				(_port(_int CE -4 0 5203(_ent (_in))))
				(_port(_int D -4 0 5204(_ent (_in))))
				(_port(_int S -4 0 5205(_ent (_in))))
			)
		)
		(MB_FDRE
			(_object
				(_gen(_int C_TARGET -1 0 5210(_ent)))
				(_gen(_int INIT -6 0 5211(_ent((i 0)))))
				(_port(_int Q -4 0 5213(_ent (_out))))
				(_port(_int C -4 0 5214(_ent (_in))))
				(_port(_int CE -4 0 5215(_ent (_in))))
				(_port(_int D -4 0 5216(_ent (_in))))
				(_port(_int R -4 0 5217(_ent (_in))))
			)
		)
	)
	(_generate TMR_No 0 5262(_if 71)
		(_inst Mid_Start_Bit_SRL16 0 5342(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 72))
				((C_USE_SRL16)(_code 73))
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(mid_Start_Bit))
				((A0)((i 2)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 2)))
				((CE)(EN_16x_Baud))
				((CLK)(Clk))
				((D)(start_Edge_Detected_Bit))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 74))
					((C_USE_SRL16)(_code 75))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_inst Delay_16 0 5365(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 76))
				((C_USE_SRL16)(_code 77))
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(sample_Point))
				((A0)((i 3)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 3)))
				((CE)(EN_16x_Baud))
				((CLK)(Clk))
				((D)(recycle))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 78))
					((C_USE_SRL16)(_code 79))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_generate Using_Parity 0 5406(_if 80)
			(_generate Using_Odd_Parity 0 5411(_if 81)
				(_inst Parity_Bit 0 5413(_comp MB_FDSE)
					(_gen
						((C_TARGET)(_code 82))
						((INIT)((i 1)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(calc_Parity))
						((S)(mid_Start_Bit_or_Config_Reset))
					)
					(_use(_ent . MB_FDSE)
						(_gen
							((C_TARGET)(_code 83))
							((INIT)((i 1)))
						)
					)
				)
			)
			(_generate Using_Even_Parity 0 5425(_if 84)
				(_inst Parity_Bit 0 5427(_comp MB_FDRE)
					(_gen
						((C_TARGET)(_code 85))
						((INIT)((i 0)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(calc_Parity))
						((R)(mid_Start_Bit_or_Config_Reset))
					)
					(_use(_ent . MB_FDRE)
						(_gen
							((C_TARGET)(_code 86))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_object
				(_sig(_int calc_Parity -4 0 5407(_arch(_uni))))
				(_sig(_int parity -4 0 5408(_arch(_uni))))
				(_prcs
					(line__5439(_arch 9 0 5439(_assignment(_trgt(34))(_sens(20)(21)(29)(35)))))
					(line__5442(_arch 10 0 5442(_assignment(_trgt(27))(_sens(3)(20)(21)(23(_object 11))(29)(32)(35))(_read(23(_object 11))))))
				)
			)
		)
		(_generate Not_Using_Parity 0 5447(_if 87)
			(_object
				(_prcs
					(line__5449(_arch 11 0 5449(_assignment(_alias((rx_parity_error_i)(_string \"0"\)))(_trgt(27)))))
				)
			)
		)
		(_generate Convert_Serial_To_Parallel 0 5459(_for 9 )
			(_generate First_Bit 0 5465(_if 88)
				(_inst First_Bit_I 0 5467(_comp MB_FDSE)
					(_gen
						((C_TARGET)(_code 89))
						((INIT)((i 0)))
					)
					(_port
						((Q)(new_rx_data(_object 12)))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(serial_to_parallel(_object 12)))
						((S)(mid_Start_Bit_or_Config_Reset))
					)
					(_use(_ent . MB_FDSE)
						(_gen
							((C_TARGET)(_code 90))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_generate Rest_Bits 0 5479(_if 91)
				(_inst Others_I 0 5481(_comp MB_FDRE)
					(_gen
						((C_TARGET)(_code 92))
						((INIT)((i 0)))
					)
					(_port
						((Q)(new_rx_data(_object 12)))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(serial_to_parallel(_object 12)))
						((R)(mid_Start_Bit_or_Config_Reset))
					)
					(_use(_ent . MB_FDRE)
						(_gen
							((C_TARGET)(_code 93))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_object
				(_cnst(_int I 9 0 5459(_arch)))
				(_prcs
					(line__5462(_arch 13 0 5462(_assignment(_trgt(24(_object 12)))(_sens(20)(21)(23(_index 94))(23(_object 12)))(_read(23(_index 95))(23(_object 12))))))
				)
			)
		)
		(_object
			(_sig(_int start_Edge_Detected -5 0 5263(_arch(_uni))))
			(_sig(_int running -5 0 5264(_arch(_uni))))
			(_sig(_int mid_Start_Bit_or_Config_Reset -4 0 5265(_arch(_uni))))
			(_type(_int ~INTEGER~range~1~to~serial_to_parallel'LENGTH~13 0 5459(_scalar (_to i 1 c 96))))
			(_prcs
				(line__5268(_arch 0 0 5268(_assignment(_trgt(9)))))
				(RX_Sampling(_arch 1 0 5273(_prcs(_trgt(28)(29))(_sens(1)(2)(4)(28))(_dssslsensitivity 1))))
				(Prev_RX_DFF(_arch 2 0 5289(_prcs(_trgt(16))(_sens(1)(2)(3)(29))(_dssslsensitivity 1))))
				(Start_Edge_DFF(_arch 3 0 5302(_prcs(_trgt(31))(_sens(1)(2)(3)(16)(29)(32))(_dssslsensitivity 1))))
				(Running_DFF(_arch 4 0 5318(_prcs(_trgt(32))(_sens(1)(2)(3)(20)(21)(31))(_dssslsensitivity 1))))
				(line__5340(_arch 5 0 5340(_assignment(_trgt(17))(_sens(31)))))
				(line__5358(_arch 6 0 5358(_assignment(_trgt(33))(_sens(0)(18)))))
				(line__5363(_arch 7 0 5363(_assignment(_trgt(19))(_sens(18)(20)(21)))))
				(Stop_Bit_Handler(_arch 8 0 5384(_prcs(_trgt(21))(_sens(1)(2)(3)(20)(21)(23(_object 9)))(_dssslsensitivity 1)(_read(23(_object 9))))))
				(line__5457(_arch 12 0 5457(_assignment(_alias((new_rx_data(0))(rx_2)))(_trgt(23(0)))(_sens(29)))))
				(NEW_RX_DATA_Write_DFF(_arch 14 0 5499(_prcs(_trgt(22))(_sens(1)(2)(3)(20)(21)(29))(_dssslsensitivity 1))))
				(Rx_Data_Exist_Handler(_arch 15 0 5510(_prcs(_trgt(25))(_sens(1)(2)(5)(22))(_dssslsensitivity 1))))
				(Receive_Register(_arch 16 0 5526(_prcs(_trgt(30))(_sens(1)(2)(23(_range 97)))(_dssslsensitivity 1)(_read(22)(23(_range 98))))))
				(UART_Read(_arch 17 0 5537(_prcs(_trgt(10))(_sens(1)(0)(5)(30))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate TMR_Yes 0 5556(_if 99)
		(_inst Mid_Start_Bit_SRL16 0 5685(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 100))
				((C_USE_SRL16)(_code 101))
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(mid_Start_Bit))
				((A0)((i 2)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 2)))
				((CE)(EN_16x_Baud))
				((CLK)(Clk))
				((D)(start_Edge_Detected_Bit))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 102))
					((C_USE_SRL16)(_code 103))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_inst Delay_16 0 5718(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 104))
				((C_USE_SRL16)(_code 105))
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(sample_Point))
				((A0)((i 3)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 3)))
				((CE)(EN_16x_Baud))
				((CLK)(Clk))
				((D)(recycle_voted))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 106))
					((C_USE_SRL16)(_code 107))
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_generate Using_Parity 0 5772(_if 108)
			(_generate Using_Odd_Parity 0 5778(_if 109)
				(_inst Parity_Bit 0 5780(_comp MB_FDSE)
					(_gen
						((C_TARGET)(_code 110))
						((INIT)((i 1)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(calc_Parity_Voted))
						((S)(mid_Start_Bit_Voted_or_Config_Reset))
					)
					(_use(_ent . MB_FDSE)
						(_gen
							((C_TARGET)(_code 111))
							((INIT)((i 1)))
						)
					)
				)
			)
			(_generate Using_Even_Parity 0 5792(_if 112)
				(_inst Parity_Bit 0 5794(_comp MB_FDRE)
					(_gen
						((C_TARGET)(_code 113))
						((INIT)((i 0)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(calc_Parity_Voted))
						((R)(mid_Start_Bit_Voted_or_Config_Reset))
					)
					(_use(_ent . MB_FDRE)
						(_gen
							((C_TARGET)(_code 114))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_object
				(_sig(_int calc_Parity -4 0 5773(_arch(_uni))))
				(_sig(_int parity -4 0 5774(_arch(_uni))))
				(_sig(_int calc_Parity_voted -4 0 5775(_arch(_uni))))
				(_prcs
					(line__5806(_arch 43 0 5806(_assignment(_trgt(51))(_sens(20)(21)(29)(52)))))
					(line__5809(_arch 44 0 5809(_assignment(_alias((ToVote(5))(calc_Parity)))(_trgt(9(5)))(_sens(51)))))
					(line__5811(_arch 45 0 5811(_assignment(_trgt(53))(_sens(7(5))(8(5))(38)(51)))))
					(line__5815(_arch 46 0 5815(_assignment(_trgt(27))(_sens(3)(20)(21)(23(_object 11))(29)(37)(52))(_read(23(_object 11))))))
				)
			)
		)
		(_generate Not_Using_Parity 0 5822(_if 115)
			(_object
				(_prcs
					(line__5824(_arch 47 0 5824(_assignment(_alias((rx_parity_error_i)(_string \"0"\)))(_trgt(27)))))
					(line__5825(_arch 48 0 5825(_assignment(_trgt(9(5))))))
				)
			)
		)
		(_generate Convert_Serial_To_Parallel 0 5847(_for 14 )
			(_generate First_Bit 0 5853(_if 116)
				(_inst First_Bit_I 0 5855(_comp MB_FDSE)
					(_gen
						((C_TARGET)(_code 117))
						((INIT)((i 0)))
					)
					(_port
						((Q)(new_rx_data(_object 13)))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(serial_to_parallel_voted(_object 13)))
						((S)(mid_Start_Bit_Voted_or_Config_Reset))
					)
					(_use(_ent . MB_FDSE)
						(_gen
							((C_TARGET)(_code 118))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_generate Rest_Bits 0 5867(_if 119)
				(_inst Others_I 0 5869(_comp MB_FDRE)
					(_gen
						((C_TARGET)(_code 120))
						((INIT)((i 0)))
					)
					(_port
						((Q)(new_rx_data(_object 13)))
						((C)(Clk))
						((CE)(EN_16x_Baud))
						((D)(serial_to_parallel_voted(_object 13)))
						((R)(mid_Start_Bit_Voted_or_Config_Reset))
					)
					(_use(_ent . MB_FDRE)
						(_gen
							((C_TARGET)(_code 121))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_object
				(_cnst(_int I 14 0 5847(_arch)))
				(_prcs
					(line__5850(_arch 53 0 5850(_assignment(_trgt(24(_object 13)))(_sens(20)(21)(23(_index 122))(23(_object 13)))(_read(23(_index 123))(23(_object 13))))))
				)
			)
		)
		(_generate spy1_g 0 5947(_if 124)
			(_object
				(_prcs
					(line__5949(_arch 62 0 5949(_assignment(_trgt(9(_range 125))))))
				)
			)
		)
		(_generate spy2_g 0 5974(_if 126)
			(_object
				(_prcs
					(line__5976(_arch 66 0 5976(_assignment(_trgt(9(_range 127))))))
				)
			)
		)
		(_object
			(_sig(_int start_Edge_Detected -5 0 5557(_arch(_uni))))
			(_sig(_int running -5 0 5558(_arch(_uni))))
			(_sig(_int tmr_disable_b -5 0 5560(_arch(_uni))))
			(_sig(_int previous_RX_d -4 0 5562(_arch(_uni))))
			(_sig(_int start_Edge_Detected_d -5 0 5563(_arch(_uni))))
			(_sig(_int running_d -5 0 5564(_arch(_uni))))
			(_sig(_int recycle_voted -4 0 5565(_arch(_uni))))
			(_sig(_int stop_Bit_Position_d -4 0 5566(_arch(_uni))))
			(_sig(_int mid_Start_Bit_voted -4 0 5567(_arch(_uni))))
			(_sig(_int mid_Start_Bit_voted_or_Config_Reset -4 0 5568(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~to~SERIAL_TO_PAR_LENGTH~131 0 5569(_scalar (_to i 1 c 128))))
			(_type(_int ~STD_LOGIC_VECTOR{1~to~SERIAL_TO_PAR_LENGTH}~132 0 5569(_array -4((_to i 1 c 129)))))
			(_sig(_int serial_to_parallel_voted 11 0 5569(_arch(_uni))))
			(_sig(_int new_rx_data_write_d -4 0 5570(_arch(_uni))))
			(_sig(_int rx_data_exists_i_d -4 0 5571(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_DATA_BITS-1~downto~0~133 0 5572(_scalar (_dto c 130 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_DATA_BITS-1~downto~0}~134 0 5572(_array -4((_dto c 131 i 0)))))
			(_sig(_int rx_data_i_d 13 0 5572(_arch(_uni))))
			(_sig(_int RX_Data_d 13 0 5573(_arch(_uni))))
			(_type(_int ~INTEGER~range~1~to~serial_to_parallel'LENGTH~137 0 5847(_scalar (_to i 1 c 132))))
			(_prcs
				(line__5576(_arch 22 0 5576(_assignment(_trgt(38))(_sens(6)))))
				(RX_Sampling(_arch 23 0 5581(_prcs(_trgt(28)(29))(_sens(1)(2)(4)(28))(_dssslsensitivity 1))))
				(Prev_RX_Logic(_arch 24 0 5597(_prcs(_simple)(_trgt(39))(_sens(2)(3)(16)(29)))))
				(line__5610(_arch 25 0 5610(_assignment(_alias((ToVote(0))(previous_RX_d)))(_trgt(9(0)))(_sens(39)))))
				(Prev_RX_DFF(_arch 26 0 5612(_prcs(_trgt(16))(_sens(1)(7(0))(8(0))(38)(39))(_dssslsensitivity 1))))
				(Start_Edge_Logic(_arch 27 0 5621(_prcs(_simple)(_trgt(40))(_sens(2)(3)(16)(29)(36)(37)))))
				(line__5634(_arch 28 0 5634(_assignment(_trgt(9(1)))(_sens(40)))))
				(Start_Edge_DFF(_arch 29 0 5637(_prcs(_trgt(36))(_sens(1)(7(1))(8(1))(38)(40))(_dssslsensitivity 1))))
				(Running_Logic(_arch 30 0 5649(_prcs(_simple)(_trgt(41))(_sens(2)(3)(20)(21)(36)(37)))))
				(line__5668(_arch 31 0 5668(_assignment(_trgt(9(2)))(_sens(41)))))
				(Running_DFF(_arch 32 0 5671(_prcs(_trgt(37))(_sens(1)(7(2))(8(2))(38)(41))(_dssslsensitivity 1))))
				(line__5683(_arch 33 0 5683(_assignment(_trgt(17))(_sens(36)))))
				(line__5701(_arch 34 0 5701(_assignment(_alias((ToVote(6))(mid_Start_Bit)))(_trgt(9(6)))(_sens(18)))))
				(line__5703(_arch 35 0 5703(_assignment(_trgt(44))(_sens(7(6))(8(6))(18)(38)))))
				(line__5707(_arch 36 0 5707(_assignment(_trgt(45))(_sens(0)(44)))))
				(line__5712(_arch 37 0 5712(_assignment(_trgt(19))(_sens(18)(20)(21)))))
				(line__5714(_arch 38 0 5714(_assignment(_alias((ToVote(3))(recycle)))(_trgt(9(3)))(_sens(19)))))
				(line__5716(_arch 39 0 5716(_assignment(_trgt(42))(_sens(7(3))(8(3))(19)(38)))))
				(Stop_Bit_Handler_Logic(_arch 40 0 5737(_prcs(_simple)(_trgt(43))(_sens(2)(3)(20)(21)(23)))))
				(line__5758(_arch 41 0 5758(_assignment(_alias((ToVote(4))(stop_Bit_Position_d)))(_trgt(9(4)))(_sens(43)))))
				(Stop_Bit_Handler_DFF(_arch 42 0 5760(_prcs(_trgt(21))(_sens(1)(7(4))(8(4))(38)(43))(_dssslsensitivity 1))))
				(line__5833(_arch 49 0 5833(_assignment(_alias((new_rx_data(0))(rx_2)))(_trgt(23(0)))(_sens(29)))))
				(line__5835(_arch 50 0 5835(_assignment(_trgt(9(_range 133)))(_sens(24)))))
				(line__5837(_arch 51 0 5837(_assignment(_trgt(9(_range 134))))))
				(line__5840(_arch 52 0 5840(_assignment(_trgt(46))(_sens(7(_range 135))(8(_range 136))(24)(38))(_read(7(_range 137))(8(_range 138))))))
				(NEW_RX_DATA_Write_Logic(_arch 54 0 5887(_prcs(_simple)(_trgt(47))(_sens(2)(3)(20)(21)(29)))))
				(line__5896(_arch 55 0 5896(_assignment(_alias((ToVote(16))(new_rx_data_write_d)))(_trgt(9(16)))(_sens(47)))))
				(NEW_RX_DATA_Write_DFF(_arch 56 0 5898(_prcs(_trgt(22))(_sens(1)(7(16))(8(16))(38)(47))(_dssslsensitivity 1))))
				(Rx_Data_Exist_Handler_Logic(_arch 57 0 5907(_prcs(_simple)(_trgt(48))(_sens(2)(5)(22)(25)))))
				(line__5922(_arch 58 0 5922(_assignment(_alias((ToVote(17))(rx_data_exists_i_d)))(_trgt(9(17)))(_sens(48)))))
				(Rx_Data_Exist_Handler_DFF(_arch 59 0 5924(_prcs(_trgt(25))(_sens(1)(7(17))(8(17))(38)(48))(_dssslsensitivity 1))))
				(Receive_Register_Logic(_arch 60 0 5933(_prcs(_simple)(_trgt(49))(_sens(2)(22)(23)(30)))))
				(line__5944(_arch 61 0 5944(_assignment(_trgt(9(_range 139)))(_sens(49)))))
				(Receive_Register_DFF(_arch 63 0 5952(_prcs(_simple)(_trgt(30))(_sens(1))(_read(7(_range 140))(8(_range 141))(38)(49)))))
				(UART_Read_Logic(_arch 64 0 5962(_prcs(_simple)(_trgt(50))(_sens(0)(5)(30)))))
				(line__5971(_arch 65 0 5971(_assignment(_trgt(9(_range 142)))(_sens(50)))))
				(UART_Read(_arch 67 0 5979(_prcs(_simple)(_trgt(10))(_sens(1))(_read(7(_range 143))(8(_range 144))(38)(50)))))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 5142(_ent gms)))
		(_gen(_int C_TMR -2 0 5143 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 5144 \0\ (_ent((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 5145 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 5146(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 5146(_ent)))
		(_type(_int ~INTEGER~range~5~to~8~12 0 5147(_scalar (_to i 5 i 8))))
		(_gen(_int C_DATA_BITS 1 0 5147 \8\ (_ent gms((i 8)))))
		(_gen(_int C_USE_PARITY -2 0 5148 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ODD_PARITY -2 0 5149 \1\ (_ent gms((i 1)))))
		(_port(_int Config_Reset -4 0 5152(_ent(_in))))
		(_port(_int Clk -4 0 5153(_ent(_in)(_event))))
		(_port(_int Reset -5 0 5154(_ent(_in))))
		(_port(_int EN_16x_Baud -4 0 5155(_ent(_in))))
		(_port(_int RX -4 0 5157(_ent(_in))))
		(_port(_int Read_RX_Data -4 0 5158(_ent(_in))))
		(_port(_int TMR_Disable -4 0 5159(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 5160(_array -4((_dto c 145 i 0)))))
		(_port(_int FromAVote 2 0 5160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 5161(_array -4((_dto c 146 i 0)))))
		(_port(_int FromBVote 3 0 5161(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 5162(_array -4((_dto c 147 i 0)))))
		(_port(_int ToVote 4 0 5162(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_BITS-1~downto~0}~12 0 5163(_array -4((_dto c 148 i 0)))))
		(_port(_int RX_Data 5 0 5163(_ent(_out))))
		(_port(_int RX_Data_Received -4 0 5164(_ent(_out))))
		(_port(_int RX_Data_Exists -4 0 5165(_ent(_out))))
		(_port(_int RX_Frame_Error -4 0 5166(_ent(_out))))
		(_port(_int RX_Overrun_Error -4 0 5167(_ent(_out))))
		(_port(_int RX_Parity_Error -4 0 5168(_ent(_out))))
		(_sig(_int previous_RX -4 0 5220(_arch(_uni))))
		(_sig(_int start_Edge_Detected_Bit -4 0 5221(_arch(_uni))))
		(_sig(_int mid_Start_Bit -4 0 5222(_arch(_uni))))
		(_sig(_int recycle -4 0 5223(_arch(_uni))))
		(_sig(_int sample_Point -4 0 5224(_arch(_uni))))
		(_sig(_int stop_Bit_Position -4 0 5225(_arch(_uni))))
		(_cnst(_int SERIAL_TO_PAR_LENGTH -2 0 5236(_arch gms(_code 149))))
		(_cnst(_int STOP_BIT_POS -2 0 5237(_arch gms(_code 150))))
		(_cnst(_int DATA_LSB_POS -2 0 5238(_arch gms(_code 151))))
		(_cnst(_int CALC_PAR_POS -2 0 5239(_arch gms(_code 152))))
		(_sig(_int new_rx_data_write -4 0 5241(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~SERIAL_TO_PAR_LENGTH}~13 0 5242(_array -4((_to i 0 c 153)))))
		(_sig(_int new_rx_data 6 0 5242(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~SERIAL_TO_PAR_LENGTH}~13 0 5243(_array -4((_to i 1 c 154)))))
		(_sig(_int serial_to_parallel 7 0 5243(_arch(_uni))))
		(_sig(_int rx_data_exists_i -4 0 5244(_arch(_uni))))
		(_sig(_int rx_frame_error_i -4 0 5245(_arch(_uni))))
		(_sig(_int rx_parity_error_i -4 0 5246(_arch(_uni))))
		(_sig(_int rx_1 -4 0 5248(_arch(_uni))))
		(_sig(_int rx_2 -4 0 5249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_BITS-1~downto~0}~13 0 5251(_array -4((_dto c 155 i 0)))))
		(_sig(_int rx_data_i 8 0 5251(_arch(_uni))))
		(_prcs
			(line__5550(_arch 18 0 5550(_assignment(_alias((RX_Data_Received)(new_rx_data_write)))(_simpleassign BUF)(_trgt(11))(_sens(22)))))
			(line__5551(_arch 19 0 5551(_assignment(_trgt(26))(_sens(3)(20)(21)(29)))))
			(line__5552(_arch 20 0 5552(_assignment(_trgt(14))(_sens(22)(25)))))
			(line__5553(_arch 21 0 5553(_assignment(_alias((RX_Data_Exists)(rx_data_exists_i)))(_simpleassign BUF)(_trgt(12))(_sens(25)))))
			(line__5991(_arch 68 0 5991(_assignment(_alias((RX_Frame_Error)(rx_frame_error_i)))(_simpleassign BUF)(_trgt(13))(_sens(26)))))
			(line__5992(_arch 69 0 5992(_assignment(_alias((RX_Parity_Error)(rx_parity_error_i)))(_simpleassign BUF)(_trgt(15))(_sens(27)))))
		)
		(_subprogram
			(_int Calc_Length 70 0 5227(_arch(_func)))
			(_ext vote(3 2))
			(_ext vote(3 4))
			(_ext vote(3 0))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_PREVIOUS_RX_Pos(3 UART_RX_PREVIOUS_RX_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_START_EDGE_DETECTED_Pos(3 UART_RX_START_EDGE_DETECTED_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_RUNNING_Pos(3 UART_RX_RUNNING_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_MID_START_BIT_Pos(3 UART_RX_MID_START_BIT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_RECYCLE_Pos(3 UART_RX_RECYCLE_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_STOP_BIT_POSITION_Pos(3 UART_RX_STOP_BIT_POSITION_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_CALC_PARITY_Pos(3 UART_RX_CALC_PARITY_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_SERIAL_TO_PARALLEL_Pos(3 UART_RX_SERIAL_TO_PARALLEL_Pos)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_NEW_RX_DATA_WRITE_Pos(3 UART_RX_NEW_RX_DATA_WRITE_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_DATA_EXISTS_Pos(3 UART_RX_DATA_EXISTS_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_DATA_I_Pos(3 UART_RX_DATA_I_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_DATA_Pos(3 UART_RX_DATA_Pos)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg)))
	(_model . IMP 156 -1)
)
V 000044 55 28696         1702630151339 IMP
(_unit VHDL(uart_transmit 0 6087(imp 0 6122))
	(_version vf1)
	(_time 1702630151340 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code fef8fdaeaaa8a8e9faf8fbfaeaa5adf8fff8abf9fdf8aa)
	(_ent
		(_time 1702630151337)
	)
	(_comp
		(XIL_SRL16E
			(_object
				(_gen(_int C_TARGET -1 0 6126(_ent)))
				(_type(_int ~STRING~13 0 6127(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 10 0 6127(_ent)))
				(_gen(_int C_STATIC -5 0 6128(_ent((i 0)))))
				(_type(_int ~BIT_VECTOR~13 0 6129(_array -6((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 11 0 6129(_ent)))
				(_port(_int Config_Reset -4 0 6131(_ent (_in))))
				(_port(_int Q -4 0 6132(_ent (_out))))
				(_port(_int A0 -4 0 6133(_ent (_in))))
				(_port(_int A1 -4 0 6134(_ent (_in))))
				(_port(_int A2 -4 0 6135(_ent (_in))))
				(_port(_int A3 -4 0 6136(_ent (_in))))
				(_port(_int CE -4 0 6137(_ent (_in))))
				(_port(_int CLK -4 0 6138(_ent (_in))))
				(_port(_int D -4 0 6139(_ent (_in))))
			)
		)
		(MB_FDRE
			(_object
				(_gen(_int C_TARGET -1 0 6175(_ent)))
				(_gen(_int INIT -6 0 6176(_ent((i 0)))))
				(_port(_int Q -4 0 6178(_ent (_out))))
				(_port(_int C -4 0 6179(_ent (_in))))
				(_port(_int CE -4 0 6180(_ent (_in))))
				(_port(_int D -4 0 6181(_ent (_in))))
				(_port(_int R -4 0 6182(_ent (_in))))
			)
		)
		(MB_MUXCY
			(_object
				(_gen(_int C_TARGET -1 0 6144(_ent)))
				(_port(_int LO -4 0 6146(_ent (_out))))
				(_port(_int CI -4 0 6147(_ent (_in))))
				(_port(_int DI -4 0 6148(_ent (_in))))
				(_port(_int S -4 0 6149(_ent (_in))))
			)
		)
		(MB_XORCY
			(_object
				(_gen(_int C_TARGET -1 0 6154(_ent)))
				(_port(_int O -4 0 6156(_ent (_out))))
				(_port(_int CI -4 0 6157(_ent (_in))))
				(_port(_int LI -4 0 6158(_ent (_in))))
			)
		)
		(MB_MUXF5
			(_object
				(_gen(_int C_TARGET -1 0 6187(_ent)))
				(_port(_int O -4 0 6189(_ent (_out))))
				(_port(_int I0 -4 0 6190(_ent (_in))))
				(_port(_int I1 -4 0 6191(_ent (_in))))
				(_port(_int S -4 0 6192(_ent (_in))))
			)
		)
		(MB_MUXF6
			(_object
				(_gen(_int C_TARGET -1 0 6197(_ent)))
				(_port(_int O -4 0 6199(_ent (_out))))
				(_port(_int I0 -4 0 6200(_ent (_in))))
				(_port(_int I1 -4 0 6201(_ent (_in))))
				(_port(_int S -4 0 6202(_ent (_in))))
			)
		)
		(MB_FDSE
			(_object
				(_gen(_int C_TARGET -1 0 6163(_ent)))
				(_gen(_int INIT -6 0 6164(_ent((i 1)))))
				(_port(_int Q -4 0 6166(_ent (_out))))
				(_port(_int C -4 0 6167(_ent (_in))))
				(_port(_int CE -4 0 6168(_ent (_in))))
				(_port(_int D -4 0 6169(_ent (_in))))
				(_port(_int S -4 0 6170(_ent (_in))))
			)
		)
	)
	(_generate TMR_No 0 6248(_if 103)
		(_inst DIV16_SRL16E 0 6258(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 104))
				((C_USE_SRL16)(_code 105))
				((INIT)(_string \"0000000000000001"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(div16))
				((A0)((i 3)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 3)))
				((CE)(EN_16x_Baud))
				((CLK)(Clk))
				((D)(div16))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 106))
					((C_USE_SRL16)(_code 107))
					((INIT)(_string \"0000000000000001"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_inst FDRE_I 0 6274(_comp MB_FDRE)
			(_gen
				((C_TARGET)(_code 108))
				((INIT)((i 0)))
			)
			(_port
				((Q)(tx_Data_Enable))
				((C)(Clk))
				((CE)(EN_16x_Baud))
				((D)(div16))
				((R)(tx_Data_Enable_or_Config_Reset))
			)
			(_use(_ent . MB_FDRE)
				(_gen
					((C_TARGET)(_code 109))
					((INIT)((i 0)))
				)
			)
		)
		(_generate Counter 0 6320(_for 10 )
			(_generate Used_MuxCY 0 6329(_if 110)
				(_inst MUXCY_L_I 0 6331(_comp MB_MUXCY)
					(_gen
						((C_TARGET)(_code 111))
					)
					(_port
						((LO)(cnt_cy(_object 9)))
						((CI)(cnt_cy(_index 112)))
						((DI)(mux_sel(_object 9)))
						((S)(h_cnt(_object 9)))
					)
					(_use(_ent . MB_MUXCY)
						(_gen
							((C_TARGET)(_code 113))
						)
					)
				)
			)
			(_inst XORCY_I 0 6341(_comp MB_XORCY)
				(_gen
					((C_TARGET)(_code 114))
				)
				(_port
					((O)(sum_cnt(_object 9)))
					((CI)(cnt_cy(_index 115)))
					((LI)(h_cnt(_object 9)))
				)
				(_use(_ent . MB_XORCY)
					(_gen
						((C_TARGET)(_code 116))
					)
				)
			)
			(_object
				(_cnst(_int I 10 0 6320(_arch)))
				(_prcs
					(line__6326(_arch 6 0 6326(_assignment(_trgt(24(_object 9)))(_sens(26(_object 9))(27))(_read(26(_object 9))))))
				)
			)
		)
		(_generate Data_Bits_Is_5 0 6397(_if 117)
			(_object
				(_prcs
					(line__6399(_arch 14 0 6399(_assignment(_alias((mux_45)(data_to_transfer(4))))(_simpleassign BUF)(_trgt(30))(_sens(17(4))))))
					(line__6400(_arch 15 0 6400(_assignment(_alias((mux_67)(_string \"0"\)))(_trgt(31)))))
				)
			)
			(_part (17(4))
			)
		)
		(_generate Data_Bits_Is_6 0 6403(_if 118)
			(_object
				(_prcs
					(line__6405(_arch 16 0 6405(_assignment(_trgt(30))(_sens(17(4))(17(5))(26(2))))))
					(line__6406(_arch 17 0 6406(_assignment(_alias((mux_67)(_string \"0"\)))(_trgt(31)))))
				)
			)
			(_part (17(4))(17(5))(26(2))
			)
		)
		(_generate Data_Bits_Is_7 0 6409(_if 119)
			(_object
				(_prcs
					(line__6411(_arch 18 0 6411(_assignment(_trgt(30))(_sens(17(4))(17(5))(26(2))))))
					(line__6412(_arch 19 0 6412(_assignment(_alias((mux_67)(data_to_transfer(6))))(_simpleassign BUF)(_trgt(31))(_sens(17(6))))))
				)
			)
			(_part (17(4))(17(5))(26(2))(17(6))
			)
		)
		(_generate Data_Bits_Is_8 0 6415(_if 120)
			(_object
				(_prcs
					(line__6417(_arch 20 0 6417(_assignment(_trgt(30))(_sens(17(4))(17(5))(26(2))))))
					(line__6418(_arch 21 0 6418(_assignment(_trgt(31))(_sens(17(6))(17(7))(26(2))))))
				)
			)
			(_part (17(4))(17(5))(26(2))(17(6))(17(7))
			)
		)
		(_inst MUX_F5_1 0 6421(_comp MB_MUXF5)
			(_gen
				((C_TARGET)(_code 121))
			)
			(_port
				((O)(mux_0123))
				((I0)(mux_01))
				((I1)(mux_23))
				((S)(mux_sel(1)))
			)
			(_use(_ent . MB_MUXF5)
				(_gen
					((C_TARGET)(_code 122))
				)
			)
		)
		(_inst MUX_F5_2 0 6430(_comp MB_MUXF5)
			(_gen
				((C_TARGET)(_code 123))
			)
			(_port
				((O)(mux_4567))
				((I0)(mux_45))
				((I1)(mux_67))
				((S)(mux_sel(1)))
			)
			(_use(_ent . MB_MUXF5)
				(_gen
					((C_TARGET)(_code 124))
				)
			)
		)
		(_inst MUXF6_I 0 6439(_comp MB_MUXF6)
			(_gen
				((C_TARGET)(_code 125))
			)
			(_port
				((O)(mux_out))
				((I0)(mux_0123))
				((I1)(mux_4567))
				((S)(mux_sel(0)))
			)
			(_use(_ent . MB_MUXF6)
				(_gen
					((C_TARGET)(_code 126))
				)
			)
		)
		(_generate Using_Parity 0 6478(_if 127)
			(_generate Using_Odd_Parity 0 6481(_if 128)
				(_inst Parity_Bit 0 6483(_comp MB_FDSE)
					(_gen
						((C_TARGET)(_code 129))
						((INIT)((i 1)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(tx_Data_Enable))
						((D)(calc_Parity))
						((S)(tx_Start_or_Config_Reset))
					)
					(_use(_ent . MB_FDSE)
						(_gen
							((C_TARGET)(_code 130))
							((INIT)((i 1)))
						)
					)
				)
			)
			(_generate Using_Even_Parity 0 6495(_if 131)
				(_inst Parity_Bit 0 6497(_comp MB_FDRE)
					(_gen
						((C_TARGET)(_code 132))
						((INIT)((i 0)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(tx_Data_Enable))
						((D)(calc_Parity))
						((R)(tx_Start_or_Config_Reset))
					)
					(_use(_ent . MB_FDRE)
						(_gen
							((C_TARGET)(_code 133))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_object
				(_prcs
					(line__6509(_arch 24 0 6509(_assignment(_trgt(14))(_sens(13)(35)))))
					(tx_Run_DFF(_arch 25 0 6511(_prcs(_trgt(15))(_sens(1)(2)(19)(21))(_dssslsensitivity 1))))
					(line__6524(_arch 26 0 6524(_assignment(_trgt(22))(_sens(15)(21)))))
					(Select_Parity_DFF(_arch 27 0 6526(_prcs(_trgt(16))(_sens(1)(2)(19)(27))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate No_Parity 0 6540(_if 134)
			(_object
				(_prcs
					(line__6542(_arch 28 0 6542(_assignment(_alias((tx_Run1)(_string \"0"\)))(_trgt(15)))))
					(line__6543(_arch 29 0 6543(_assignment(_alias((calc_Parity)(_string \"0"\)))(_trgt(14)))))
					(line__6544(_arch 30 0 6544(_assignment(_alias((parity)(_string \"0"\)))(_trgt(13)))))
					(line__6545(_arch 31 0 6545(_assignment(_alias((tx_Run)(tx_DataBits)))(_simpleassign BUF)(_trgt(22))(_sens(21)))))
					(line__6546(_arch 32 0 6546(_assignment(_alias((select_Parity)(_string \"0"\)))(_trgt(16)))))
				)
			)
		)
		(_object
			(_sig(_int tx_Data_Enable_or_Config_Reset -4 0 6249(_arch(_uni))))
			(_sig(_int tx_Start_or_Config_Reset -4 0 6250(_arch(_uni))))
			(_type(_int ~INTEGER~range~2~downto~0~13 0 6320(_scalar (_dto i 2 i 0))))
			(_prcs
				(line__6253(_arch 0 0 6253(_assignment(_trgt(7)))))
				(line__6285(_arch 1 0 6285(_assignment(_trgt(40))(_sens(0)(19)))))
				(TX_Start_DFF(_arch 2 0 6290(_prcs(_trgt(20))(_sens(1)(2)(19)(20)(22)(37))(_dssslsensitivity 1))))
				(line__6301(_arch 3 0 6301(_assignment(_trgt(41))(_sens(0)(20)))))
				(TX_Data_DFF(_arch 4 0 6306(_prcs(_trgt(21))(_sens(1)(2)(19)(20)(21)(36))(_dssslsensitivity 1))))
				(line__6318(_arch 5 0 6318(_assignment(_alias((cnt_cy(3))(tx_DataBits)))(_trgt(23(3)))(_sens(21)))))
				(Mux_Addr_DFF(_arch 7 0 6350(_prcs(_trgt(26))(_sens(1)(2)(19)(25))(_dssslsensitivity 1)(_mon))))
				(line__6364(_arch 8 0 6364(_assignment(_trgt(27))(_sens(26)))))
				(Data_is_Sent_DFF(_arch 9 0 6368(_prcs(_trgt(36))(_sens(1)(2)(19)(27))(_dssslsensitivity 1))))
				(line__6379(_arch 10 0 6379(_assignment(_alias((TX_Data_Transmitted)(data_is_sent)))(_simpleassign BUF)(_trgt(11))(_sens(36)))))
				(Parity_Bit_Insertion(_arch 11 0 6386(_prcs(_simple)(_trgt(17(_index 135))(17))(_sens(13)(16)(39)))))
				(line__6394(_arch 12 0 6394(_assignment(_trgt(28))(_sens(17(0))(17(1))(26(2))))))
				(line__6395(_arch 13 0 6395(_assignment(_trgt(29))(_sens(17(2))(17(3))(26(2))))))
				(Serial_Data_DFF(_arch 22 0 6448(_prcs(_trgt(35))(_sens(1)(2)(34))(_dssslsensitivity 1))))
				(Serial_Out_DFF(_arch 23 0 6464(_prcs(_trgt(38))(_sens(1)(2)(20)(22)(35))(_dssslsensitivity 1))))
				(Data_To_Transmit(_arch 33 0 6549(_prcs(_trgt(39))(_sens(1)(2)(10))(_dssslsensitivity 1)(_read(9)))))
				(TX_Reg_Status(_arch 34 0 6560(_prcs(_trgt(37))(_sens(1)(2)(9)(36))(_dssslsensitivity 1))))
				(line__6576(_arch 35 0 6576(_assignment(_alias((TX_Buffer_Empty)(tx_buffer_empty_i)))(_simpleassign BUF)(_trgt(12))(_sens(37)))))
			)
		)
		(_part (17(0))(17(1))(26(2))(17(2))(17(3))
		)
	)
	(_generate TMR_Yes 0 6580(_if 136)
		(_inst DIV16_SRL16E 0 6601(_comp XIL_SRL16E)
			(_gen
				((C_TARGET)(_code 137))
				((C_USE_SRL16)(_code 138))
				((INIT)(_string \"0000000000000001"\))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Q)(div16))
				((A0)((i 3)))
				((A1)((i 3)))
				((A2)((i 3)))
				((A3)((i 3)))
				((CE)(EN_16x_Baud))
				((CLK)(Clk))
				((D)(div16_voted))
			)
			(_use(_ent . XIL_SRL16E)
				(_gen
					((C_TARGET)(_code 139))
					((C_USE_SRL16)(_code 140))
					((INIT)(_string \"0000000000000001"\))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(CLK))
					((D)(D))
				)
			)
		)
		(_inst FDRE_I 0 6621(_comp MB_FDRE)
			(_gen
				((C_TARGET)(_code 141))
				((INIT)((i 0)))
			)
			(_port
				((Q)(tx_Data_Enable))
				((C)(Clk))
				((CE)(EN_16x_Baud))
				((D)(div16_voted))
				((R)(tx_Data_Enable_voted_or_Config_Reset))
			)
			(_use(_ent . MB_FDRE)
				(_gen
					((C_TARGET)(_code 142))
					((INIT)((i 0)))
				)
			)
		)
		(_generate Counter 0 6687(_for 15 )
			(_generate Used_MuxCY 0 6696(_if 143)
				(_inst MUXCY_L_I 0 6698(_comp MB_MUXCY)
					(_gen
						((C_TARGET)(_code 144))
					)
					(_port
						((LO)(cnt_cy(_object 10)))
						((CI)(cnt_cy(_index 145)))
						((DI)(mux_sel(_object 10)))
						((S)(h_cnt(_object 10)))
					)
					(_use(_ent . MB_MUXCY)
						(_gen
							((C_TARGET)(_code 146))
						)
					)
				)
			)
			(_inst XORCY_I 0 6708(_comp MB_XORCY)
				(_gen
					((C_TARGET)(_code 147))
				)
				(_port
					((O)(sum_cnt(_object 10)))
					((CI)(cnt_cy(_index 148)))
					((LI)(h_cnt(_object 10)))
				)
				(_use(_ent . MB_XORCY)
					(_gen
						((C_TARGET)(_code 149))
					)
				)
			)
			(_object
				(_cnst(_int I 15 0 6687(_arch)))
				(_prcs
					(line__6693(_arch 49 0 6693(_assignment(_trgt(24(_object 10)))(_sens(26(_object 10))(27))(_read(26(_object 10))))))
				)
			)
		)
		(_generate Data_Bits_Is_5 0 6782(_if 150)
			(_object
				(_prcs
					(line__6784(_arch 61 0 6784(_assignment(_alias((mux_45)(data_to_transfer(4))))(_simpleassign BUF)(_trgt(30))(_sens(17(4))))))
					(line__6785(_arch 62 0 6785(_assignment(_alias((mux_67)(_string \"0"\)))(_trgt(31)))))
				)
			)
			(_part (17(4))
			)
		)
		(_generate Data_Bits_Is_6 0 6788(_if 151)
			(_object
				(_prcs
					(line__6790(_arch 63 0 6790(_assignment(_trgt(30))(_sens(17(4))(17(5))(26(2))))))
					(line__6791(_arch 64 0 6791(_assignment(_alias((mux_67)(_string \"0"\)))(_trgt(31)))))
				)
			)
			(_part (17(4))(17(5))(26(2))
			)
		)
		(_generate Data_Bits_Is_7 0 6794(_if 152)
			(_object
				(_prcs
					(line__6796(_arch 65 0 6796(_assignment(_trgt(30))(_sens(17(4))(17(5))(26(2))))))
					(line__6797(_arch 66 0 6797(_assignment(_alias((mux_67)(data_to_transfer(6))))(_simpleassign BUF)(_trgt(31))(_sens(17(6))))))
				)
			)
			(_part (17(4))(17(5))(26(2))(17(6))
			)
		)
		(_generate Data_Bits_Is_8 0 6800(_if 153)
			(_object
				(_prcs
					(line__6802(_arch 67 0 6802(_assignment(_trgt(30))(_sens(17(4))(17(5))(26(2))))))
					(line__6803(_arch 68 0 6803(_assignment(_trgt(31))(_sens(17(6))(17(7))(26(2))))))
				)
			)
			(_part (17(4))(17(5))(26(2))(17(6))(17(7))
			)
		)
		(_inst MUX_F5_1 0 6806(_comp MB_MUXF5)
			(_gen
				((C_TARGET)(_code 154))
			)
			(_port
				((O)(mux_0123))
				((I0)(mux_01))
				((I1)(mux_23))
				((S)(mux_sel(1)))
			)
			(_use(_ent . MB_MUXF5)
				(_gen
					((C_TARGET)(_code 155))
				)
			)
		)
		(_inst MUX_F5_2 0 6815(_comp MB_MUXF5)
			(_gen
				((C_TARGET)(_code 156))
			)
			(_port
				((O)(mux_4567))
				((I0)(mux_45))
				((I1)(mux_67))
				((S)(mux_sel(1)))
			)
			(_use(_ent . MB_MUXF5)
				(_gen
					((C_TARGET)(_code 157))
				)
			)
		)
		(_inst MUXF6_I 0 6824(_comp MB_MUXF6)
			(_gen
				((C_TARGET)(_code 158))
			)
			(_port
				((O)(mux_out))
				((I0)(mux_0123))
				((I1)(mux_4567))
				((S)(mux_sel(0)))
			)
			(_use(_ent . MB_MUXF6)
				(_gen
					((C_TARGET)(_code 159))
				)
			)
		)
		(_generate Using_Parity 0 6879(_if 160)
			(_generate Using_Odd_Parity 0 6885(_if 161)
				(_inst Parity_Bit 0 6887(_comp MB_FDSE)
					(_gen
						((C_TARGET)(_code 162))
						((INIT)((i 1)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(tx_Data_Enable_voted))
						((D)(calc_Parity_voted))
						((S)(tx_Start_d))
					)
					(_use(_ent . MB_FDSE)
						(_gen
							((C_TARGET)(_code 163))
							((INIT)((i 1)))
						)
					)
				)
			)
			(_generate Using_Even_Parity 0 6899(_if 164)
				(_inst Parity_Bit 0 6901(_comp MB_FDRE)
					(_gen
						((C_TARGET)(_code 165))
						((INIT)((i 0)))
					)
					(_port
						((Q)(Parity))
						((C)(Clk))
						((CE)(tx_Data_Enable_voted))
						((D)(calc_Parity_voted))
						((R)(tx_Start_d))
					)
					(_use(_ent . MB_FDRE)
						(_gen
							((C_TARGET)(_code 166))
							((INIT)((i 0)))
						)
					)
				)
			)
			(_object
				(_sig(_int calc_Parity_voted -4 0 6880(_arch(_uni))))
				(_sig(_int tx_Run1_d -4 0 6881(_arch(_uni))))
				(_sig(_int serial_Data_d -4 0 6882(_arch(_uni))))
				(_prcs
					(line__6913(_arch 75 0 6913(_assignment(_trgt(14))(_sens(13)(35)))))
					(line__6915(_arch 76 0 6915(_assignment(_trgt(55))(_sens(5(10))(6(10))(14)(42)))))
					(line__6919(_arch 77 0 6919(_assignment(_alias((ToVote(10))(calc_Parity)))(_trgt(7(10)))(_sens(14)))))
					(tx_Run_Logic(_arch 78 0 6921(_prcs(_simple)(_trgt(56))(_sens(2)(15)(19)(21)))))
					(line__6934(_arch 79 0 6934(_assignment(_alias((ToVote(11))(tx_Run1_d)))(_trgt(7(11)))(_sens(56)))))
					(tx_Run_DFF(_arch 80 0 6936(_prcs(_trgt(15))(_sens(1)(5(11))(6(11))(42)(56))(_dssslsensitivity 1))))
					(line__6943(_arch 81 0 6943(_assignment(_trgt(22))(_sens(15)(21)))))
					(Select_Parity_Logic(_arch 82 0 6945(_prcs(_simple)(_trgt(51))(_sens(2)(16)(19)(27)))))
					(line__6958(_arch 83 0 6958(_assignment(_alias((ToVote(12))(select_Parity_d)))(_trgt(7(12)))(_sens(51)))))
					(Select_Parity_DFF(_arch 84 0 6960(_prcs(_trgt(16))(_sens(1)(5(12))(6(12))(42)(51))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate No_Parity 0 6971(_if 167)
			(_object
				(_prcs
					(line__6973(_arch 85 0 6973(_assignment(_alias((tx_Run1)(_string \"0"\)))(_trgt(15)))))
					(line__6974(_arch 86 0 6974(_assignment(_alias((calc_Parity)(_string \"0"\)))(_trgt(14)))))
					(line__6975(_arch 87 0 6975(_assignment(_alias((parity)(_string \"0"\)))(_trgt(13)))))
					(line__6976(_arch 88 0 6976(_assignment(_alias((tx_Run)(tx_DataBits)))(_simpleassign BUF)(_trgt(22))(_sens(21)))))
					(line__6977(_arch 89 0 6977(_assignment(_alias((select_Parity)(_string \"0"\)))(_trgt(16)))))
					(line__6978(_arch 90 0 6978(_assignment(_alias((select_Parity_d)(_string \"0"\)))(_trgt(51)))))
					(line__6979(_arch 91 0 6979(_assignment(_trgt(7(10))))))
					(line__6980(_arch 92 0 6980(_assignment(_trgt(7(11))))))
					(line__6981(_arch 93 0 6981(_assignment(_trgt(7(12))))))
				)
			)
		)
		(_generate spy_g 0 6998(_if 168)
			(_object
				(_prcs
					(line__7000(_arch 96 0 7000(_assignment(_trgt(7(_range 169))))))
				)
			)
		)
		(_object
			(_sig(_int tmr_disable_b -5 0 6581(_arch(_uni))))
			(_sig(_int div16_voted -4 0 6582(_arch(_uni))))
			(_sig(_int tx_Data_Enable_voted -4 0 6583(_arch(_uni))))
			(_sig(_int tx_Data_Enable_voted_or_Config_Reset -4 0 6584(_arch(_uni))))
			(_sig(_int tx_Start_d -4 0 6585(_arch(_uni))))
			(_sig(_int tx_DataBits_d -4 0 6586(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~2~133 0 6587(_scalar (_to i 0 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~134 0 6587(_array -4((_to i 0 i 2)))))
			(_sig(_int mux_sel_d 12 0 6587(_arch(_uni))))
			(_sig(_int data_is_sent_d -4 0 6588(_arch(_uni))))
			(_sig(_int TX_d -4 0 6589(_arch(_uni))))
			(_sig(_int select_Parity_d -4 0 6590(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~C_DATA_BITS-1~135 0 6591(_scalar (_to i 0 c 170))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~136 0 6591(_array -4((_to i 0 c 171)))))
			(_sig(_int fifo_DOut_d 14 0 6591(_arch(_uni))))
			(_sig(_int tx_buffer_empty_i_d -4 0 6592(_arch(_uni))))
			(_sig(_int serial_Data_d -4 0 6593(_arch(_uni))))
			(_type(_int ~INTEGER~range~2~downto~0~137 0 6687(_scalar (_dto i 2 i 0))))
			(_prcs
				(line__6596(_arch 36 0 6596(_assignment(_trgt(42))(_sens(4)))))
				(line__6617(_arch 37 0 6617(_assignment(_alias((ToVote(0))(div16)))(_trgt(7(0)))(_sens(18)))))
				(line__6619(_arch 38 0 6619(_assignment(_trgt(43))(_sens(5(0))(6(0))(18)(42)))))
				(line__6632(_arch 39 0 6632(_assignment(_alias((ToVote(1))(tx_Data_Enable)))(_trgt(7(1)))(_sens(19)))))
				(line__6634(_arch 40 0 6634(_assignment(_trgt(44))(_sens(5(1))(6(1))(19)(42)))))
				(line__6638(_arch 41 0 6638(_assignment(_trgt(45))(_sens(0)(44)))))
				(TX_Start_Logic(_arch 42 0 6643(_prcs(_simple)(_trgt(46))(_sens(2)(19)(20)(22)(37)))))
				(line__6652(_arch 43 0 6652(_assignment(_alias((ToVote(2))(tx_Start_d)))(_trgt(7(2)))(_sens(46)))))
				(TX_Start_DFF(_arch 44 0 6654(_prcs(_trgt(20))(_sens(1)(5(2))(6(2))(42)(46))(_dssslsensitivity 1))))
				(TX_Data_Logic(_arch 45 0 6664(_prcs(_simple)(_trgt(47))(_sens(2)(19)(20)(21)(36)))))
				(line__6673(_arch 46 0 6673(_assignment(_alias((ToVote(3))(tx_DataBits_d)))(_trgt(7(3)))(_sens(47)))))
				(TX_Data_DFF(_arch 47 0 6675(_prcs(_trgt(21))(_sens(1)(5(3))(6(3))(42)(47))(_dssslsensitivity 1))))
				(line__6685(_arch 48 0 6685(_assignment(_alias((cnt_cy(3))(tx_DataBits)))(_trgt(23(3)))(_sens(21)))))
				(Mux_Addr_Logic(_arch 50 0 6717(_prcs(_simple)(_trgt(48))(_sens(2)(19)(25)(26))(_mon))))
				(line__6730(_arch 51 0 6730(_assignment(_alias((ToVote(d_6_4))(mux_sel_d)))(_trgt(7(d_6_4)))(_sens(48)))))
				(Mux_Addr_DFF(_arch 52 0 6732(_prcs(_trgt(26))(_sens(1)(5(d_6_4))(6(d_6_4))(42)(48))(_dssslsensitivity 1))))
				(line__6740(_arch 53 0 6740(_assignment(_trgt(27))(_sens(26)))))
				(Data_is_Sent_Logic(_arch 54 0 6744(_prcs(_simple)(_trgt(49))(_sens(2)(19)(27)))))
				(line__6753(_arch 55 0 6753(_assignment(_alias((ToVote(7))(data_is_sent_d)))(_trgt(7(7)))(_sens(49)))))
				(Data_is_Sent_DFF(_arch 56 0 6755(_prcs(_trgt(36))(_sens(1)(5(7))(6(7))(42)(49))(_dssslsensitivity 1))))
				(line__6764(_arch 57 0 6764(_assignment(_alias((TX_Data_Transmitted)(data_is_sent)))(_simpleassign BUF)(_trgt(11))(_sens(36)))))
				(Parity_Bit_Insertion(_arch 58 0 6771(_prcs(_simple)(_trgt(17(_index 172))(17))(_sens(13)(16)(39)))))
				(line__6779(_arch 59 0 6779(_assignment(_trgt(28))(_sens(17(0))(17(1))(26(2))))))
				(line__6780(_arch 60 0 6780(_assignment(_trgt(29))(_sens(17(2))(17(3))(26(2))))))
				(Serial_Data_Logic(_arch 69 0 6833(_prcs(_simple)(_trgt(54))(_sens(2)(34)))))
				(line__6842(_arch 70 0 6842(_assignment(_alias((ToVote(8))(serial_Data_d)))(_trgt(7(8)))(_sens(54)))))
				(Serial_Data_DFF(_arch 71 0 6844(_prcs(_trgt(35))(_sens(1)(5(8))(6(8))(42)(54))(_dssslsensitivity 1))))
				(Serial_Out_Logic(_arch 72 0 6858(_prcs(_simple)(_trgt(50))(_sens(2)(20)(22)(35)))))
				(line__6867(_arch 73 0 6867(_assignment(_alias((ToVote(9))(TX_d)))(_trgt(7(9)))(_sens(50)))))
				(Serial_Out_DFF(_arch 74 0 6869(_prcs(_trgt(38))(_sens(1)(5(9))(6(9))(42)(50))(_dssslsensitivity 1))))
				(Data_To_Transmit_Logic(_arch 94 0 6984(_prcs(_simple)(_trgt(52))(_sens(2)(9)(10)(39)))))
				(line__6995(_arch 95 0 6995(_assignment(_trgt(7(_range 173)))(_sens(52)))))
				(Data_To_Transmit_DFF(_arch 97 0 7003(_prcs(_simple)(_trgt(39))(_sens(1))(_read(5(_range 174))(6(_range 175))(42)(52)))))
				(TX_Reg_Status_Logic(_arch 98 0 7013(_prcs(_simple)(_trgt(53))(_sens(2)(9)(36)(37)))))
				(line__7028(_arch 99 0 7028(_assignment(_alias((ToVote(21))(tx_buffer_empty_i_d)))(_trgt(7(21)))(_sens(53)))))
				(TX_Reg_Status_DFF(_arch 100 0 7030(_prcs(_trgt(37))(_sens(1)(5(21))(6(21))(42)(53))(_dssslsensitivity 1))))
				(line__7039(_arch 101 0 7039(_assignment(_alias((TX_Buffer_Empty)(tx_buffer_empty_i)))(_simpleassign BUF)(_trgt(12))(_sens(37)))))
			)
		)
		(_part (17(0))(17(1))(26(2))(17(2))(17(3))
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 6089(_ent gms)))
		(_gen(_int C_TMR -2 0 6090 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 6091 \0\ (_ent((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 6092 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 6093(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 6093(_ent)))
		(_type(_int ~INTEGER~range~5~to~8~12 0 6094(_scalar (_to i 5 i 8))))
		(_gen(_int C_DATA_BITS 1 0 6094 \8\ (_ent gms((i 8)))))
		(_gen(_int C_USE_PARITY -2 0 6095 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ODD_PARITY -2 0 6096 \1\ (_ent gms((i 1)))))
		(_port(_int Config_Reset -4 0 6099(_ent(_in))))
		(_port(_int Clk -4 0 6100(_ent(_in)(_event))))
		(_port(_int Reset -5 0 6101(_ent(_in))))
		(_port(_int EN_16x_Baud -4 0 6102(_ent(_in))))
		(_port(_int TMR_Disable -4 0 6104(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 6105(_array -4((_dto c 176 i 0)))))
		(_port(_int FromAVote 2 0 6105(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 6106(_array -4((_dto c 177 i 0)))))
		(_port(_int FromBVote 3 0 6106(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 6107(_array -4((_dto c 178 i 0)))))
		(_port(_int ToVote 4 0 6107(_ent(_out))))
		(_port(_int TX -4 0 6108(_ent(_out))))
		(_port(_int Write_TX_Data -4 0 6109(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_BITS-1~downto~0}~12 0 6110(_array -4((_dto c 179 i 0)))))
		(_port(_int TX_Data 5 0 6110(_ent(_in))))
		(_port(_int TX_Data_Transmitted -4 0 6111(_ent(_out))))
		(_port(_int TX_Buffer_Empty -4 0 6112(_ent(_out))))
		(_sig(_int parity -4 0 6206(_arch(_uni))))
		(_sig(_int calc_Parity -4 0 6207(_arch(_uni))))
		(_sig(_int tx_Run1 -4 0 6208(_arch(_uni))))
		(_sig(_int select_Parity -4 0 6209(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~13 0 6210(_array -4((_to i 0 c 180)))))
		(_sig(_int data_to_transfer 6 0 6210(_arch(_uni))))
		(_sig(_int div16 -4 0 6212(_arch(_uni))))
		(_sig(_int tx_Data_Enable -4 0 6213(_arch(_uni))))
		(_sig(_int tx_Start -4 0 6214(_arch(_uni))))
		(_sig(_int tx_DataBits -4 0 6215(_arch(_uni))))
		(_sig(_int tx_Run -4 0 6216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~3}~13 0 6218(_array -4((_to i 1 i 3)))))
		(_sig(_int cnt_cy 7 0 6218(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 6219(_array -4((_to i 0 i 2)))))
		(_sig(_int h_Cnt 8 0 6219(_arch(_uni))))
		(_sig(_int sum_cnt 8 0 6220(_arch(_uni))))
		(_sig(_int mux_sel 8 0 6221(_arch(_uni))))
		(_sig(_int mux_sel_is_zero -4 0 6222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 6224(_array -4((_to i 0 i 2)))))
		(_cnst(_int mux_sel_init 9 0 6224(_arch gms(_code 181))))
		(_sig(_int mux_01 -4 0 6227(_arch(_uni))))
		(_sig(_int mux_23 -4 0 6228(_arch(_uni))))
		(_sig(_int mux_45 -4 0 6229(_arch(_uni))))
		(_sig(_int mux_67 -4 0 6230(_arch(_uni))))
		(_sig(_int mux_0123 -4 0 6231(_arch(_uni))))
		(_sig(_int mux_4567 -4 0 6232(_arch(_uni))))
		(_sig(_int mux_Out -4 0 6233(_arch(_uni))))
		(_sig(_int serial_Data -4 0 6234(_arch(_uni))))
		(_sig(_int data_is_sent -4 0 6236(_arch(_uni))))
		(_sig(_int tx_buffer_empty_i -4 0 6237(_arch(_uni))))
		(_sig(_int tx_i -4 0 6238(_arch(_uni))))
		(_sig(_int fifo_DOut 6 0 6239(_arch(_uni))))
		(_prcs
			(line__7043(_arch 102 0 7043(_assignment(_alias((TX)(tx_i)))(_simpleassign BUF)(_trgt(8))(_sens(38)))))
		)
		(_subprogram
			(_ext vote(3 2))
			(_ext vote(3 0))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_DIV16_Pos(3 UART_TX_DIV16_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_DATA_ENABLE_Pos(3 UART_TX_DATA_ENABLE_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_START_Pos(3 UART_TX_START_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_DATABITS_Pos(3 UART_TX_DATABITS_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_MUX_SEL_Pos(3 UART_TX_MUX_SEL_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_DATA_IS_SENT_Pos(3 UART_TX_DATA_IS_SENT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_SERIAL_DATA_Pos(3 UART_TX_SERIAL_DATA_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_Pos(3 UART_TX_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_CALC_PARITY_Pos(3 UART_TX_CALC_PARITY_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_RUN_Pos(3 UART_TX_RUN_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_SEL_PARITY_Pos(3 UART_TX_SEL_PARITY_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_FIFO_DOUT_Pos(3 UART_TX_FIFO_DOUT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_BUFFER_EMPTY_Pos(3 UART_TX_BUFFER_EMPTY_Pos)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . IMP 182 -1)
)
V 000044 55 24688         1702630151345 IMP
(_unit VHDL(uart_core 0 7143(imp 0 7187))
	(_version vf1)
	(_time 1702630151346 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code 080e0a0e015e5e1f0c0c0d5f1b520f0f0a0e0d0f0d0e09)
	(_ent
		(_time 1702630151343)
	)
	(_comp
		(UART_Transmit
			(_object
				(_gen(_int C_TARGET -1 0 7213(_ent)))
				(_gen(_int C_TMR -2 0 7214(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 7215(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 7216(_ent((i 0)))))
				(_type(_int ~STRING~135 0 7217(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 15 0 7217(_ent)))
				(_gen(_int C_DATA_BITS 9 0 7218(_ent)))
				(_gen(_int C_USE_PARITY -2 0 7219(_ent)))
				(_gen(_int C_ODD_PARITY -2 0 7220(_ent)))
				(_port(_int Config_Reset -4 0 7222(_ent (_in))))
				(_port(_int Clk -4 0 7223(_ent (_in))))
				(_port(_int Reset -5 0 7224(_ent (_in))))
				(_port(_int EN_16x_Baud -4 0 7225(_ent (_in))))
				(_port(_int TMR_Disable -4 0 7227(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~137 0 7228(_array -4((_dto c 38 i 0)))))
				(_port(_int FromAVote 16 0 7228(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~139 0 7229(_array -4((_dto c 39 i 0)))))
				(_port(_int FromBVote 17 0 7229(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1311 0 7230(_array -4((_dto c 40 i 0)))))
				(_port(_int ToVote 18 0 7230(_ent (_out))))
				(_port(_int TX -4 0 7231(_ent (_out))))
				(_port(_int Write_TX_Data -4 0 7232(_ent (_in))))
				(_port(_int TX_Data 10 0 7233(_ent (_in))))
				(_port(_int TX_Data_Transmitted -4 0 7234(_ent (_out))))
				(_port(_int TX_Buffer_Empty -4 0 7235(_ent (_out))))
			)
		)
		(UART_Receive
			(_object
				(_gen(_int C_TMR -2 0 7240(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 7241(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 7242(_ent((i 0)))))
				(_gen(_int C_TARGET -1 0 7243(_ent)))
				(_type(_int ~STRING~1312 0 7244(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 15 0 7244(_ent)))
				(_gen(_int C_DATA_BITS 11 0 7245(_ent)))
				(_gen(_int C_USE_PARITY -2 0 7246(_ent)))
				(_gen(_int C_ODD_PARITY -2 0 7247(_ent)))
				(_port(_int Config_Reset -4 0 7249(_ent (_in))))
				(_port(_int Clk -4 0 7250(_ent (_in))))
				(_port(_int Reset -5 0 7251(_ent (_in))))
				(_port(_int EN_16x_Baud -4 0 7252(_ent (_in))))
				(_port(_int RX -4 0 7254(_ent (_in))))
				(_port(_int Read_RX_Data -4 0 7255(_ent (_in))))
				(_port(_int TMR_Disable -4 0 7256(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1315 0 7257(_array -4((_dto c 41 i 0)))))
				(_port(_int FromAVote 16 0 7257(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1317 0 7258(_array -4((_dto c 42 i 0)))))
				(_port(_int FromBVote 17 0 7258(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1319 0 7259(_array -4((_dto c 43 i 0)))))
				(_port(_int ToVote 18 0 7259(_ent (_out))))
				(_port(_int RX_Data 12 0 7260(_ent (_out))))
				(_port(_int RX_Data_Received -4 0 7261(_ent (_out))))
				(_port(_int RX_Data_Exists -4 0 7262(_ent (_out))))
				(_port(_int RX_Frame_Error -4 0 7263(_ent (_out))))
				(_port(_int RX_Overrun_Error -4 0 7264(_ent (_out))))
				(_port(_int RX_Parity_Error -4 0 7265(_ent (_out))))
			)
		)
		(FIT_Module
			(_object
				(_gen(_int C_TARGET -1 0 7191(_ent)))
				(_gen(_int C_TMR -2 0 7192(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 7193(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 7194(_ent((i 0)))))
				(_type(_int ~STRING~13 0 7195(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 15 0 7195(_ent)))
				(_gen(_int C_USE_FIT -2 0 7196(_ent)))
				(_gen(_int C_NO_CLOCKS -2 0 7197(_ent)))
				(_gen(_int C_INACCURACY -2 0 7198(_ent)))
				(_port(_int Config_Reset -4 0 7200(_ent (_in))))
				(_port(_int Clk -4 0 7201(_ent (_in))))
				(_port(_int Reset -5 0 7202(_ent (_in))))
				(_port(_int TMR_Disable -4 0 7203(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~13 0 7204(_array -4((_dto c 44 i 0)))))
				(_port(_int FromAVote 16 0 7204(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~132 0 7205(_array -4((_dto c 45 i 0)))))
				(_port(_int FromBVote 17 0 7205(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~134 0 7206(_array -4((_dto c 46 i 0)))))
				(_port(_int ToVote 18 0 7206(_ent (_out))))
				(_port(_int Toggle -4 0 7207(_ent (_out))))
				(_port(_int Interrupt -4 0 7208(_ent (_out))))
			)
		)
		(Uart_Control_Status
			(_object
				(_gen(_int C_TMR -2 0 7270(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 7271(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 7272(_ent((i 0)))))
				(_gen(_int C_USE_UART_RX -2 0 7273(_ent)))
				(_gen(_int C_USE_UART_TX -2 0 7274(_ent)))
				(_gen(_int C_UART_DATA_BITS 13 0 7275(_ent)))
				(_gen(_int C_UART_USE_PARITY -2 0 7276(_ent)))
				(_gen(_int C_UART_ODD_PARITY -2 0 7277(_ent)))
				(_port(_int CLK -4 0 7279(_ent (_in))))
				(_port(_int Reset -5 0 7280(_ent (_in))))
				(_port(_int Config_Reset -4 0 7281(_ent (_in))))
				(_port(_int TMR_Disable -4 0 7283(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1324 0 7284(_array -4((_dto c 47 i 0)))))
				(_port(_int FromAVote 15 0 7284(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1326 0 7285(_array -4((_dto c 48 i 0)))))
				(_port(_int FromBVote 16 0 7285(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1328 0 7286(_array -4((_dto c 49 i 0)))))
				(_port(_int ToVote 17 0 7286(_ent (_out))))
				(_port(_int TX_Data_Transmitted -4 0 7288(_ent (_in))))
				(_port(_int TX_Buffer_Empty -4 0 7289(_ent (_in))))
				(_port(_int RX_Data_Received -4 0 7290(_ent (_in))))
				(_port(_int RX_Data_Exists -4 0 7291(_ent (_in))))
				(_port(_int RX_Frame_Error -4 0 7292(_ent (_in))))
				(_port(_int RX_Overrun_Error -4 0 7293(_ent (_in))))
				(_port(_int RX_Parity_Error -4 0 7294(_ent (_in))))
				(_port(_int UART_Status_Read -4 0 7296(_ent (_in))))
				(_port(_int UART_Status 14 0 7297(_ent (_out))))
				(_port(_int UART_Interrupt -4 0 7298(_ent (_out))))
				(_port(_int UART_Rx_Interrupt -4 0 7299(_ent (_out))))
				(_port(_int UART_Tx_Interrupt -4 0 7300(_ent (_out))))
				(_port(_int UART_Error_Interrupt -4 0 7301(_ent (_out))))
			)
		)
	)
	(_generate Using_UART_TX 0 7335(_if 50)
		(_inst UART_TX_I1 0 7338(_comp UART_Transmit)
			(_gen
				((C_TARGET)(_code 51))
				((C_TMR)(_code 52))
				((C_USE_TMR_DISABLE)(_code 53))
				((C_VOTE_SIZE)((i 22)))
				((C_USE_SRL16)(_code 54))
				((C_DATA_BITS)(_code 55))
				((C_USE_PARITY)(_code 56))
				((C_ODD_PARITY)(_code 57))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Clk)(Clk))
				((Reset)(Reset))
				((EN_16x_Baud)(en_16x_baud))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote(d_101_80)))
				((FromBVote)(FromBVote(d_101_80)))
				((ToVote)(ToVote(d_101_80)))
				((TX)(Tx))
				((Write_TX_Data)(Write_TX_Data))
				((TX_Data)(Write_Data(_range 58)))
				((TX_Data_Transmitted)(tx_data_transmitted))
				((TX_Buffer_Empty)(tx_buffer_empty))
			)
			(_use(_ent . UART_Transmit)
				(_gen
					((C_TARGET)(_code 59))
					((C_TMR)(_code 60))
					((C_USE_TMR_DISABLE)(_code 61))
					((C_VOTE_SIZE)((i 22)))
					((C_USE_SRL16)(_code 62))
					((C_DATA_BITS)(_code 63))
					((C_USE_PARITY)(_code 64))
					((C_ODD_PARITY)(_code 65))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Clk)(Clk))
					((Reset)(Reset))
					((EN_16x_Baud)(EN_16x_Baud))
					((TMR_Disable)(TMR_Disable))
					((FromAVote)(FromAVote))
					((FromBVote)(FromBVote))
					((ToVote)(ToVote))
					((TX)(TX))
					((Write_TX_Data)(Write_TX_Data))
					((TX_Data)(TX_Data))
					((TX_Data_Transmitted)(TX_Data_Transmitted))
					((TX_Buffer_Empty)(TX_Buffer_Empty))
				)
			)
		)
	)
	(_generate No_UART_TX 0 7365(_if 66)
		(_object
			(_prcs
				(line__7367(_arch 0 0 7367(_assignment(_alias((tx_buffer_empty)(_string \"0"\)))(_trgt(24)))))
				(line__7368(_arch 1 0 7368(_assignment(_alias((tx_data_transmitted)(_string \"0"\)))(_trgt(23)))))
				(line__7369(_arch 2 0 7369(_assignment(_alias((Tx)(_string \"0"\)))(_trgt(7)))))
				(line__7370(_arch 3 0 7370(_assignment(_trgt(6(d_101_80))))))
			)
		)
	)
	(_generate Using_UART_RX 0 7373(_if 67)
		(_inst UART_RX_I1 0 7376(_comp UART_Receive)
			(_gen
				((C_TMR)(_code 68))
				((C_USE_TMR_DISABLE)(_code 69))
				((C_VOTE_SIZE)((i 34)))
				((C_TARGET)(_code 70))
				((C_USE_SRL16)(_code 71))
				((C_DATA_BITS)(_code 72))
				((C_USE_PARITY)(_code 73))
				((C_ODD_PARITY)(_code 74))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Clk)(Clk))
				((Reset)(Reset))
				((EN_16x_Baud)(en_16x_baud))
				((RX)(RX))
				((Read_RX_Data)(Read_RX_Data))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote(d_135_102)))
				((FromBVote)(FromBVote(d_135_102)))
				((ToVote)(ToVote(d_135_102)))
				((RX_Data)(RX_Data))
				((RX_Data_Received)(rx_data_received_i))
				((RX_Data_Exists)(rx_data_exists))
				((RX_Frame_Error)(rx_frame_error))
				((RX_Overrun_Error)(rx_overrun_error))
				((RX_Parity_Error)(rx_parity_error))
			)
			(_use(_ent . UART_Receive)
				(_gen
					((C_TARGET)(_code 75))
					((C_TMR)(_code 76))
					((C_USE_TMR_DISABLE)(_code 77))
					((C_VOTE_SIZE)((i 34)))
					((C_USE_SRL16)(_code 78))
					((C_DATA_BITS)(_code 79))
					((C_USE_PARITY)(_code 80))
					((C_ODD_PARITY)(_code 81))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Clk)(Clk))
					((Reset)(Reset))
					((EN_16x_Baud)(EN_16x_Baud))
					((RX)(RX))
					((Read_RX_Data)(Read_RX_Data))
					((TMR_Disable)(TMR_Disable))
					((FromAVote)(FromAVote))
					((FromBVote)(FromBVote))
					((ToVote)(ToVote))
					((RX_Data)(RX_Data))
					((RX_Data_Received)(RX_Data_Received))
					((RX_Data_Exists)(RX_Data_Exists))
					((RX_Frame_Error)(RX_Frame_Error))
					((RX_Overrun_Error)(RX_Overrun_Error))
					((RX_Parity_Error)(RX_Parity_Error))
				)
			)
		)
	)
	(_generate No_UART_RX 0 7406(_if 82)
		(_object
			(_prcs
				(line__7408(_arch 4 0 7408(_assignment(_trgt(15)))))
				(line__7409(_arch 5 0 7409(_assignment(_alias((rx_data_received_i)(_string \"0"\)))(_trgt(25)))))
				(line__7410(_arch 6 0 7410(_assignment(_alias((rx_data_exists)(_string \"0"\)))(_trgt(26)))))
				(line__7411(_arch 7 0 7411(_assignment(_alias((rx_frame_error)(_string \"0"\)))(_trgt(27)))))
				(line__7412(_arch 8 0 7412(_assignment(_alias((rx_overrun_error)(_string \"0"\)))(_trgt(28)))))
				(line__7413(_arch 9 0 7413(_assignment(_alias((rx_parity_error)(_string \"0"\)))(_trgt(29)))))
				(line__7414(_arch 10 0 7414(_assignment(_trgt(6(d_135_102))))))
			)
		)
	)
	(_generate Using_UART 0 7419(_if 83)
		(_generate No_Dynamic_BaudRate 0 7422(_if 84)
			(_inst UART_FIT_I 0 7424(_comp FIT_Module)
				(_gen
					((C_TARGET)(_code 85))
					((C_TMR)(_code 86))
					((C_USE_TMR_DISABLE)(_code 87))
					((C_VOTE_SIZE)((i 35)))
					((C_USE_SRL16)(_code 88))
					((C_USE_FIT)((i 1)))
					((C_NO_CLOCKS)(_code 89))
					((C_INACCURACY)((i 0)))
				)
				(_port
					((Config_Reset)(Config_Reset))
					((Clk)(Clk))
					((Reset)(Reset))
					((TMR_Disable)(TMR_Disable))
					((FromAVote)(FromAVote(d_34_0)))
					((FromBVote)(FromBVote(d_34_0)))
					((ToVote)(ToVote(d_34_0)))
					((Toggle)(_open))
					((Interrupt)(en_16x_baud))
				)
				(_use(_ent . FIT_Module)
					(_gen
						((C_TARGET)(_code 90))
						((C_TMR)(_code 91))
						((C_USE_TMR_DISABLE)(_code 92))
						((C_VOTE_SIZE)((i 35)))
						((C_USE_SRL16)(_code 93))
						((C_USE_FIT)((i 1)))
						((C_NO_CLOCKS)(_code 94))
						((C_INACCURACY)((i 0)))
					)
					(_port
						((Config_Reset)(Config_Reset))
						((Clk)(Clk))
						((Reset)(Reset))
						((TMR_Disable)(TMR_Disable))
						((FromAVote)(FromAVote))
						((FromBVote)(FromBVote))
						((ToVote)(ToVote))
						((Toggle)(Toggle))
						((Interrupt)(Interrupt))
					)
				)
			)
			(_object
				(_prcs
					(line__7445(_arch 12 0 7445(_assignment(_trgt(6(d_54_35))))))
					(line__7446(_arch 13 0 7446(_assignment(_trgt(6(d_74_55))))))
					(line__7447(_arch 14 0 7447(_assignment(_trgt(6(75))))))
				)
			)
		)
		(_generate Programmable_BaudRate_TMR_No 0 7451(_if 95)
			(_object
				(_type(_int ~NATURAL~range~C_UART_PROG_CNT_SIZE-1~downto~0~13 0 7452(_scalar (_dto i 19 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_UART_PROG_CNT_SIZE-1~downto~0}~13 0 7452(_array -4((_dto i 19 i 0)))))
				(_sig(_int baudrate_cnt 16 0 7452(_arch(_uni))))
				(_sig(_int baudrate_reg 16 0 7453(_arch(_uni))))
				(_prcs
					(line__7456(_arch 15 0 7456(_assignment(_trgt(6(d_34_0))))))
					(BaudRate_Counter(_arch 16 0 7458(_prcs(_trgt(22)(30)(31))(_sens(0)(30)(31)(1)(10)(11))(_dssslsensitivity 1)(_mon))))
					(line__7482(_arch 17 0 7482(_assignment(_trgt(6(d_54_35))))))
					(line__7483(_arch 18 0 7483(_assignment(_trgt(6(d_74_55))))))
					(line__7484(_arch 19 0 7484(_assignment(_trgt(6(75))))))
				)
			)
		)
		(_generate Programmable_BaudRate_TMR_Yes 0 7488(_if 96)
			(_object
				(_type(_int ~NATURAL~range~C_UART_PROG_CNT_SIZE-1~downto~0~1341 0 7489(_scalar (_dto i 19 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_UART_PROG_CNT_SIZE-1~downto~0}~1342 0 7489(_array -4((_dto i 19 i 0)))))
				(_sig(_int baudrate_cnt 18 0 7489(_arch(_uni))))
				(_sig(_int baudrate_reg 18 0 7490(_arch(_uni))))
				(_sig(_int baudrate_cnt_d 18 0 7491(_arch(_uni))))
				(_sig(_int baudrate_reg_d 18 0 7492(_arch(_uni))))
				(_sig(_int en_16x_baud_d -4 0 7493(_arch(_uni))))
				(_sig(_int tmr_disable_b -5 0 7494(_arch(_uni))))
				(_prcs
					(line__7497(_arch 20 0 7497(_assignment(_trgt(6(d_34_0))))))
					(line__7499(_arch 21 0 7499(_assignment(_trgt(37))(_sens(3)))))
					(BaudRate_Counter_Logic(_arch 22 0 7501(_prcs(_simple)(_trgt(34)(35)(36))(_sens(32)(33)(1)(10)(11))(_mon))))
					(line__7525(_arch 23 0 7525(_assignment(_alias((ToVote(d_54_35))(baudrate_reg_d)))(_trgt(6(d_54_35)))(_sens(35)))))
					(line__7526(_arch 24 0 7526(_assignment(_alias((ToVote(d_74_55))(baudrate_cnt_d)))(_trgt(6(d_74_55)))(_sens(34)))))
					(line__7527(_arch 25 0 7527(_assignment(_alias((ToVote(75))(en_16x_baud_d)))(_trgt(6(75)))(_sens(36)))))
					(BaudRate_Counter_DFF(_arch 26 0 7529(_prcs(_trgt(22)(32)(33))(_sens(0)(34)(35)(36)(37)(4(75))(4(d_74_55))(4(d_54_35))(5(75))(5(d_74_55))(5(d_54_35)))(_dssslsensitivity 1))))
				)
			)
		)
		(_inst Uart_Control_Status_I1 0 7546(_comp Uart_Control_Status)
			(_gen
				((C_TMR)(_code 97))
				((C_USE_TMR_DISABLE)(_code 98))
				((C_VOTE_SIZE)((i 4)))
				((C_USE_UART_RX)(_code 99))
				((C_USE_UART_TX)(_code 100))
				((C_UART_DATA_BITS)(_code 101))
				((C_UART_USE_PARITY)(_code 102))
				((C_UART_ODD_PARITY)(_code 103))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote(d_79_76)))
				((FromBVote)(FromBVote(d_79_76)))
				((ToVote)(ToVote(d_79_76)))
				((TX_Data_Transmitted)(tx_data_transmitted))
				((TX_Buffer_Empty)(tx_buffer_empty))
				((RX_Data_Received)(rx_data_received_i))
				((RX_Data_Exists)(rx_data_exists))
				((RX_Frame_Error)(rx_frame_error))
				((RX_Overrun_Error)(rx_overrun_error))
				((RX_Parity_Error)(rx_parity_error))
				((UART_Status_Read)(UART_Status_Read))
				((UART_Status)(uart_status))
				((UART_Interrupt)(UART_Interrupt))
				((UART_Rx_Interrupt)(UART_RX_Interrupt))
				((UART_Tx_Interrupt)(UART_TX_Interrupt))
				((UART_Error_Interrupt)(UART_Error_Interrupt))
			)
			(_use(_ent . Uart_Control_Status)
				(_gen
					((C_TMR)(_code 104))
					((C_USE_TMR_DISABLE)(_code 105))
					((C_VOTE_SIZE)((i 4)))
					((C_USE_UART_RX)(_code 106))
					((C_USE_UART_TX)(_code 107))
					((C_UART_DATA_BITS)(_code 108))
					((C_UART_USE_PARITY)(_code 109))
					((C_UART_ODD_PARITY)(_code 110))
				)
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((Config_Reset)(Config_Reset))
					((TMR_Disable)(TMR_Disable))
					((FromAVote)(FromAVote))
					((FromBVote)(FromBVote))
					((ToVote)(ToVote))
					((TX_Data_Transmitted)(TX_Data_Transmitted))
					((TX_Buffer_Empty)(TX_Buffer_Empty))
					((RX_Data_Received)(RX_Data_Received))
					((RX_Data_Exists)(RX_Data_Exists))
					((RX_Frame_Error)(RX_Frame_Error))
					((RX_Overrun_Error)(RX_Overrun_Error))
					((RX_Parity_Error)(RX_Parity_Error))
					((UART_Status_Read)(UART_Status_Read))
					((UART_Status)(UART_Status))
					((UART_Interrupt)(UART_Interrupt))
					((UART_Rx_Interrupt)(UART_Rx_Interrupt))
					((UART_Tx_Interrupt)(UART_Tx_Interrupt))
					((UART_Error_Interrupt)(UART_Error_Interrupt))
				)
			)
		)
	)
	(_generate No_UART 0 7579(_if 111)
		(_object
			(_prcs
				(line__7581(_arch 27 0 7581(_assignment(_trgt(17)))))
				(line__7582(_arch 28 0 7582(_assignment(_alias((UART_Interrupt)(_string \"0"\)))(_trgt(18)))))
				(line__7583(_arch 29 0 7583(_assignment(_alias((uart_rx_interrupt)(_string \"0"\)))(_trgt(19)))))
				(line__7584(_arch 30 0 7584(_assignment(_alias((uart_tx_interrupt)(_string \"0"\)))(_trgt(20)))))
				(line__7585(_arch 31 0 7585(_assignment(_alias((uart_error_interrupt)(_string \"0"\)))(_trgt(21)))))
				(line__7586(_arch 32 0 7586(_assignment(_trgt(6(d_34_0))))))
				(line__7587(_arch 33 0 7587(_assignment(_trgt(6(d_54_35))))))
				(line__7588(_arch 34 0 7588(_assignment(_trgt(6(d_74_55))))))
				(line__7589(_arch 35 0 7589(_assignment(_trgt(6(75))))))
				(line__7590(_arch 36 0 7590(_assignment(_trgt(6(d_79_76))))))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 7145(_ent)))
		(_gen(_int C_FREQ -2 0 7146 \100000000\ (_ent gms((i 100000000)))))
		(_gen(_int C_TMR -2 0 7147 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 7148 \0\ (_ent gms((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 7149 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 7150(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 7150(_ent)))
		(_gen(_int C_UART_PROG_BAUDRATE -2 0 7151 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_BAUDRATE -2 0 7152 \9600\ (_ent gms((i 9600)))))
		(_gen(_int C_USE_UART_RX -2 0 7153 \1\ (_ent gms((i 1)))))
		(_gen(_int C_USE_UART_TX -2 0 7154 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~5~to~8~12 0 7155(_scalar (_to i 5 i 8))))
		(_gen(_int C_UART_DATA_BITS 1 0 7155 \8\ (_ent gms((i 8)))))
		(_gen(_int C_UART_USE_PARITY -2 0 7156 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_ODD_PARITY -2 0 7157 \0\ (_ent((i 0)))))
		(_port(_int Clk -4 0 7159(_ent(_in)(_event))))
		(_port(_int Reset -5 0 7160(_ent(_in))))
		(_port(_int Config_Reset -4 0 7161(_ent(_in))))
		(_port(_int TMR_Disable -4 0 7163(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 7164(_array -4((_dto c 112 i 0)))))
		(_port(_int FromAVote 2 0 7164(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 7165(_array -4((_dto c 113 i 0)))))
		(_port(_int FromBVote 3 0 7165(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 7166(_array -4((_dto c 114 i 0)))))
		(_port(_int ToVote 4 0 7166(_ent(_out))))
		(_port(_int TX -4 0 7168(_ent(_out))))
		(_port(_int Write_TX_Data -4 0 7169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~12 0 7170(_array -4((_dto c 115 i 0)))))
		(_port(_int Write_Data 5 0 7170(_ent(_in))))
		(_port(_int Write_Baud -4 0 7171(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_PROG_CNT_SIZE-1~downto~0}~12 0 7172(_array -4((_dto i 19 i 0)))))
		(_port(_int Write_Baud_Data 6 0 7172(_ent(_in))))
		(_port(_int RX -4 0 7174(_ent(_in))))
		(_port(_int Read_RX_Data -4 0 7175(_ent(_in))))
		(_port(_int RX_Data_Received -4 0 7176(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~126 0 7177(_array -4((_dto c 116 i 0)))))
		(_port(_int RX_Data 7 0 7177(_ent(_out))))
		(_port(_int UART_Status_Read -4 0 7179(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7180(_array -4((_dto i 7 i 0)))))
		(_port(_int UART_Status 8 0 7180(_ent(_out))))
		(_port(_int UART_Interrupt -4 0 7181(_ent(_out))))
		(_port(_int UART_Rx_Interrupt -4 0 7182(_ent(_out))))
		(_port(_int UART_Tx_Interrupt -4 0 7183(_ent(_out))))
		(_port(_int UART_Error_Interrupt -4 0 7184(_ent(_out))))
		(_type(_int ~INTEGER~range~5~to~8~13 0 7218(_scalar (_to i 5 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~13 0 7233(_array -4((_dto c 117 i 0)))))
		(_type(_int ~INTEGER~range~5~to~8~1313 0 7245(_scalar (_to i 5 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~1321 0 7260(_array -4((_dto c 118 i 0)))))
		(_type(_int ~INTEGER~range~5~to~8~1322 0 7275(_scalar (_to i 5 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 7297(_array -4((_dto i 7 i 0)))))
		(_sig(_int en_16x_baud -4 0 7320(_arch(_uni))))
		(_sig(_int tx_data_transmitted -4 0 7323(_arch(_uni))))
		(_sig(_int tx_buffer_empty -4 0 7324(_arch(_uni))))
		(_sig(_int rx_data_received_i -4 0 7327(_arch(_uni))))
		(_sig(_int rx_data_exists -4 0 7328(_arch(_uni))))
		(_sig(_int rx_frame_error -4 0 7329(_arch(_uni))))
		(_sig(_int rx_overrun_error -4 0 7330(_arch(_uni))))
		(_sig(_int rx_parity_error -4 0 7331(_arch(_uni))))
		(_prcs
			(line__7417(_arch 11 0 7417(_assignment(_alias((RX_Data_Received)(rx_data_received_i)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
		)
		(_subprogram
			(_int FIT_PERIOD 37 0 7307(_arch(_func)))
			(_ext vote(3 0))
			(_ext vote(3 2))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.C_UART_PROG_CNT_SIZE(3 C_UART_PROG_CNT_SIZE)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TRANSMIT_Pos(3 UART_TRANSMIT_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_CONTROL_Pos(3 UART_CONTROL_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_TX_BUFFER_EMPTY_Pos(3 UART_TX_BUFFER_EMPTY_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RECEIVE_Pos(3 UART_RECEIVE_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_RX_DATA_Pos(3 UART_RX_DATA_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_BAUD_REG_Pos(3 UART_BAUD_REG_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_BAUD_FIT_Pos(3 UART_BAUD_FIT_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_BAUD_CNT_Pos(3 UART_BAUD_CNT_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_BAUD_EN16_Pos(3 UART_BAUD_EN16_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.C_MAX_FIT_SIZE(3 C_MAX_FIT_SIZE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.ERROR_INTERRUPT_Pos(3 ERROR_INTERRUPT_Pos)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018)
	)
	(_model . IMP 119 -1)
)
V 000044 55 31301         1702630151351 IMP
(_unit VHDL(uart 0 7690(imp 0 7741))
	(_version vf1)
	(_time 1702630151352 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code 1214101511444405161743420349411516151714131510)
	(_ent
		(_time 1702630151349)
	)
	(_comp
		(UART_Core
			(_object
				(_gen(_int C_TARGET -1 0 7745(_ent)))
				(_gen(_int C_FREQ -2 0 7746(_ent((i 100000000)))))
				(_gen(_int C_TMR -2 0 7747(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 7748(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 7749(_ent((i 0)))))
				(_type(_int ~STRING~13 0 7750(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 15 0 7750(_ent)))
				(_gen(_int C_UART_PROG_BAUDRATE -2 0 7751(_ent((i 0)))))
				(_gen(_int C_UART_BAUDRATE -2 0 7752(_ent((i 9600)))))
				(_gen(_int C_USE_UART_RX -2 0 7753(_ent((i 1)))))
				(_gen(_int C_USE_UART_TX -2 0 7754(_ent((i 1)))))
				(_gen(_int C_UART_DATA_BITS 8 0 7755(_ent((i 8)))))
				(_gen(_int C_UART_USE_PARITY -2 0 7756(_ent((i 0)))))
				(_gen(_int C_UART_ODD_PARITY -2 0 7757(_ent((i 0)))))
				(_port(_int Clk -4 0 7759(_ent (_in))))
				(_port(_int Reset -5 0 7760(_ent (_in))))
				(_port(_int Config_Reset -4 0 7761(_ent (_in))))
				(_port(_int TMR_Disable -4 0 7763(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~13 0 7764(_array -4((_dto c 55 i 0)))))
				(_port(_int FromAVote 16 0 7764(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~132 0 7765(_array -4((_dto c 56 i 0)))))
				(_port(_int FromBVote 17 0 7765(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~134 0 7766(_array -4((_dto c 57 i 0)))))
				(_port(_int ToVote 18 0 7766(_ent (_out))))
				(_port(_int TX -4 0 7768(_ent (_out))))
				(_port(_int Write_TX_Data -4 0 7769(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~13 0 7770(_array -4((_dto c 58 i 0)))))
				(_port(_int Write_Data 19 0 7770(_ent (_in))))
				(_port(_int Write_Baud -4 0 7771(_ent (_in))))
				(_port(_int Write_Baud_Data 9 0 7772(_ent (_in))))
				(_port(_int RX -4 0 7774(_ent (_in))))
				(_port(_int Read_RX_Data -4 0 7775(_ent (_in))))
				(_port(_int RX_Data_Received -4 0 7776(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~136 0 7777(_array -4((_dto c 59 i 0)))))
				(_port(_int RX_Data 20 0 7777(_ent (_out))))
				(_port(_int UART_Status_Read -4 0 7779(_ent (_in))))
				(_port(_int UART_Status 10 0 7780(_ent (_out))))
				(_port(_int UART_Interrupt -4 0 7781(_ent (_out))))
				(_port(_int UART_Rx_Interrupt -4 0 7782(_ent (_out))))
				(_port(_int UART_Tx_Interrupt -4 0 7783(_ent (_out))))
				(_port(_int UART_Error_Interrupt -4 0 7784(_ent (_out))))
			)
		)
		(mb_sync_bit
			(_object
				(_gen(_int C_LEVELS -6 0 7789(_ent((i 2)))))
				(_gen(_int C_RESET_VALUE -4 0 7790(_ent((i 2)))))
				(_gen(_int C_RESET_SYNCHRONOUS -5 0 7791(_ent((i 1)))))
				(_gen(_int C_RESET_ACTIVE_HIGH -5 0 7792(_ent((i 1)))))
				(_port(_int Clk -4 0 7794(_ent (_in))))
				(_port(_int Rst -4 0 7795(_ent (_in))))
				(_port(_int Scan_En -4 0 7796(_ent (_in))))
				(_port(_int Scan_Reset_Sel -4 0 7797(_ent (_in))))
				(_port(_int Scan_Reset -4 0 7798(_ent (_in))))
				(_port(_int Raw -4 0 7799(_ent (_in))))
				(_port(_int Synced -4 0 7800(_ent (_out))))
			)
		)
		(pulse_sync
			(_object
				(_gen(_int C_LEVELS -6 0 7822(_ent((i 2)))))
				(_gen(_int C_TMR -6 0 7823(_ent((i 0)))))
				(_gen(_int C_LATE_ACK -6 0 7824(_ent((i 0)))))
				(_port(_int FromAVote 11 0 7826(_ent (_in))))
				(_port(_int FromBVote 12 0 7827(_ent (_in))))
				(_port(_int ToVote 13 0 7828(_ent (_out))))
				(_port(_int Clk_Src -4 0 7830(_ent (_in))))
				(_port(_int Clk_Dst -4 0 7831(_ent (_in))))
				(_port(_int Rst_Src -4 0 7832(_ent (_in))))
				(_port(_int Rst_Dst -4 0 7833(_ent (_in))))
				(_port(_int Pulse_Src -4 0 7834(_ent (_in))))
				(_port(_int Pulse_Keep_Src -4 0 7835(_ent (_out))))
				(_port(_int Pulse_Ack_Src -4 0 7836(_ent (_out))))
				(_port(_int Pulse_Dst -4 0 7837(_ent (_out))))
			)
		)
	)
	(_generate No_Async_UART 0 7850(_if 60)
		(_inst UART_Core_I 0 7860(_comp UART_Core)
			(_gen
				((C_TARGET)(_code 61))
				((C_FREQ)(_code 62))
				((C_TMR)(_code 63))
				((C_USE_TMR_DISABLE)(_code 64))
				((C_VOTE_SIZE)((i 136)))
				((C_USE_SRL16)(_code 65))
				((C_UART_PROG_BAUDRATE)(_code 66))
				((C_UART_BAUDRATE)(_code 67))
				((C_USE_UART_RX)(_code 68))
				((C_USE_UART_TX)(_code 69))
				((C_UART_DATA_BITS)(_code 70))
				((C_UART_USE_PARITY)(_code 71))
				((C_UART_ODD_PARITY)(_code 72))
			)
			(_port
				((Clk)(Clk))
				((Reset)(reset_b))
				((Config_Reset)(Config_Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote(d_135_0)))
				((FromBVote)(FromBVote(d_135_0)))
				((ToVote)(ToVote_i(d_135_0)))
				((TX)(TX))
				((Write_TX_Data)(Write_TX_Data))
				((Write_Data)(Write_Data(_range 73)))
				((Write_Baud)(Write_Baud))
				((Write_Baud_Data)(Write_Data(d_19_0)))
				((RX)(RX))
				((Read_RX_Data)(Read_RX_Data))
				((RX_Data_Received)(_open))
				((RX_Data)(RX_Data))
				((UART_Status_Read)(UART_Status_Read))
				((UART_Status)(UART_Status))
				((UART_Interrupt)(UART_Interrupt))
				((UART_Rx_Interrupt)(UART_Rx_Interrupt))
				((UART_Tx_Interrupt)(UART_Tx_Interrupt))
				((UART_Error_Interrupt)(UART_Error_Interrupt))
			)
			(_use(_ent . UART_Core)
				(_gen
					((C_TARGET)(_code 74))
					((C_FREQ)(_code 75))
					((C_TMR)(_code 76))
					((C_USE_TMR_DISABLE)(_code 77))
					((C_VOTE_SIZE)((i 136)))
					((C_USE_SRL16)(_code 78))
					((C_UART_PROG_BAUDRATE)(_code 79))
					((C_UART_BAUDRATE)(_code 80))
					((C_USE_UART_RX)(_code 81))
					((C_USE_UART_TX)(_code 82))
					((C_UART_DATA_BITS)(_code 83))
					((C_UART_USE_PARITY)(_code 84))
					((C_UART_ODD_PARITY)(_code 85))
				)
				(_port
					((Clk)(Clk))
					((Reset)(Reset))
					((Config_Reset)(Config_Reset))
					((TMR_Disable)(TMR_Disable))
					((FromAVote)(FromAVote))
					((FromBVote)(FromBVote))
					((ToVote)(ToVote))
					((TX)(TX))
					((Write_TX_Data)(Write_TX_Data))
					((Write_Data)(Write_Data))
					((Write_Baud)(Write_Baud))
					((Write_Baud_Data)(Write_Baud_Data))
					((RX)(RX))
					((Read_RX_Data)(Read_RX_Data))
					((RX_Data_Received)(RX_Data_Received))
					((RX_Data)(RX_Data))
					((UART_Status_Read)(UART_Status_Read))
					((UART_Status)(UART_Status))
					((UART_Interrupt)(UART_Interrupt))
					((UART_Rx_Interrupt)(UART_Rx_Interrupt))
					((UART_Tx_Interrupt)(UART_Tx_Interrupt))
					((UART_Error_Interrupt)(UART_Error_Interrupt))
				)
			)
		)
		(_object
			(_prcs
				(line__7854(_arch 1 0 7854(_assignment(_trgt(27(d_198_136))))))
				(line__7855(_arch 2 0 7855(_assignment(_alias((UART_Status_Wait)(_string \"0"\)))(_trgt(19)))))
				(line__7856(_arch 3 0 7856(_assignment(_alias((UART_Status_Ready)(_string \"0"\)))(_trgt(20)))))
				(line__7857(_arch 4 0 7857(_assignment(_alias((Read_RX_Wait)(_string \"0"\)))(_trgt(15)))))
				(line__7858(_arch 5 0 7858(_assignment(_alias((Read_RX_Ready)(_string \"0"\)))(_trgt(16)))))
			)
		)
	)
	(_generate Async_UART 0 7905(_if 86)
		(_generate TMR_Yes 0 7950(_if 87)
			(_generate Use_TMR_Disable 0 7952(_if 88)
				(_inst TMR_Disable_Sync_I 0 7955(_comp mb_sync_bit)
					(_gen
						((C_LEVELS)(_code 89))
						((C_RESET_VALUE)((i 3)))
						((C_RESET_SYNCHRONOUS)((i 1)))
						((C_RESET_ACTIVE_HIGH)((i 1)))
					)
					(_port
						((Clk)(UART_Clk))
						((Rst)(Reset_UART_Clk))
						((Scan_En)((i 2)))
						((Scan_Reset_Sel)((i 2)))
						((Scan_Reset)((i 2)))
						((Raw)(TMR_Disable))
						((Synced)(tmr_disable_raw_uart_clk))
					)
					(_use(_ent . mb_sync_bit)
						(_gen
							((C_LEVELS)(_code 90))
							((C_RESET_VALUE)((i 3)))
							((C_RESET_SYNCHRONOUS)((i 1)))
							((C_RESET_ACTIVE_HIGH)((i 1)))
						)
						(_port
							((Clk)(Clk))
							((Rst)(Rst))
							((Scan_En)(Scan_En))
							((Scan_Reset_Sel)(Scan_Reset_Sel))
							((Scan_Reset)(Scan_Reset))
							((Raw)(Raw))
							((Synced)(Synced))
						)
					)
				)
				(_object
					(_prcs
						(TMR_Disable_UART_Clk_DFF(_arch 6 0 7970(_prcs(_trgt(33))(_sens(1)(32)(6(136))(7(136)))(_dssslsensitivity 1))))
						(line__7980(_arch 7 0 7980(_assignment(_alias((ToVote_i(136))(tmr_disable_raw_uart_clk)))(_trgt(27(136)))(_sens(32)))))
						(line__7982(_arch 8 0 7982(_assignment(_alias((tmr_disable_i)(TMR_Disable)))(_simpleassign BUF)(_trgt(31))(_sens(5)))))
					)
				)
			)
			(_generate No_Use_TMR_Disable 0 7986(_if 91)
				(_object
					(_prcs
						(line__7988(_arch 9 0 7988(_assignment(_alias((tmr_disable_raw_uart_clk)(_string \"0"\)))(_trgt(32)))))
						(line__7989(_arch 10 0 7989(_assignment(_alias((tmr_disable_uart_clk)(_string \"0"\)))(_trgt(33)))))
						(line__7990(_arch 11 0 7990(_assignment(_alias((tmr_disable_i)(_string \"0"\)))(_trgt(31)))))
						(line__7991(_arch 12 0 7991(_assignment(_trgt(27(136))))))
					)
				)
			)
		)
		(_generate TMR_No 0 7996(_if 92)
			(_object
				(_prcs
					(line__7998(_arch 13 0 7998(_assignment(_alias((tmr_disable_raw_uart_clk)(_string \"0"\)))(_trgt(32)))))
					(line__7999(_arch 14 0 7999(_assignment(_alias((tmr_disable_uart_clk)(_string \"0"\)))(_trgt(33)))))
					(line__8000(_arch 15 0 8000(_assignment(_alias((tmr_disable_i)(_string \"0"\)))(_trgt(31)))))
					(line__8001(_arch 16 0 8001(_assignment(_trgt(27(136))))))
				)
			)
		)
		(_inst UART_Core_I 0 8007(_comp UART_Core)
			(_gen
				((C_TARGET)(_code 93))
				((C_FREQ)(_code 94))
				((C_TMR)(_code 95))
				((C_USE_TMR_DISABLE)(_code 96))
				((C_VOTE_SIZE)((i 136)))
				((C_USE_SRL16)(_code 97))
				((C_UART_PROG_BAUDRATE)(_code 98))
				((C_UART_BAUDRATE)(_code 99))
				((C_USE_UART_RX)(_code 100))
				((C_USE_UART_TX)(_code 101))
				((C_UART_DATA_BITS)(_code 102))
				((C_UART_USE_PARITY)(_code 103))
				((C_UART_ODD_PARITY)(_code 104))
			)
			(_port
				((Clk)(UART_Clk))
				((Reset)(reset_uart_clk_b))
				((Config_Reset)(Reset_UART_Clk))
				((TMR_Disable)(tmr_disable_uart_clk))
				((FromAVote)(FromAVote(d_135_0)))
				((FromBVote)(FromBVote(d_135_0)))
				((ToVote)(ToVote_i(d_135_0)))
				((TX)(TX))
				((Write_TX_Data)(write_tx_data_uart_clk))
				((Write_Data)(write_data_clk))
				((Write_Baud)(write_baud_uart_clk))
				((Write_Baud_Data)(baud_data_clk))
				((RX)(RX))
				((Read_RX_Data)(read_rx_uart_clk))
				((RX_Data_Received)(rx_data_received_uart_clk))
				((RX_Data)(rx_data_uart_clk))
				((UART_Status_Read)(uart_status_read_uart_clk))
				((UART_Status)(uart_status_uart_clk))
				((UART_Interrupt)(_open))
				((UART_Rx_Interrupt)(uart_rx_interrupt_uart_clk))
				((UART_Tx_Interrupt)(uart_tx_interrupt_uart_clk))
				((UART_Error_Interrupt)(uart_error_interrupt_uart_clk))
			)
			(_use(_ent . UART_Core)
				(_gen
					((C_TARGET)(_code 105))
					((C_FREQ)(_code 106))
					((C_TMR)(_code 107))
					((C_USE_TMR_DISABLE)(_code 108))
					((C_VOTE_SIZE)((i 136)))
					((C_USE_SRL16)(_code 109))
					((C_UART_PROG_BAUDRATE)(_code 110))
					((C_UART_BAUDRATE)(_code 111))
					((C_USE_UART_RX)(_code 112))
					((C_USE_UART_TX)(_code 113))
					((C_UART_DATA_BITS)(_code 114))
					((C_UART_USE_PARITY)(_code 115))
					((C_UART_ODD_PARITY)(_code 116))
				)
				(_port
					((Clk)(Clk))
					((Reset)(Reset))
					((Config_Reset)(Config_Reset))
					((TMR_Disable)(TMR_Disable))
					((FromAVote)(FromAVote))
					((FromBVote)(FromBVote))
					((ToVote)(ToVote))
					((TX)(TX))
					((Write_TX_Data)(Write_TX_Data))
					((Write_Data)(Write_Data))
					((Write_Baud)(Write_Baud))
					((Write_Baud_Data)(Write_Baud_Data))
					((RX)(RX))
					((Read_RX_Data)(Read_RX_Data))
					((RX_Data_Received)(RX_Data_Received))
					((RX_Data)(RX_Data))
					((UART_Status_Read)(UART_Status_Read))
					((UART_Status)(UART_Status))
					((UART_Interrupt)(UART_Interrupt))
					((UART_Rx_Interrupt)(UART_Rx_Interrupt))
					((UART_Tx_Interrupt)(UART_Tx_Interrupt))
					((UART_Error_Interrupt)(UART_Error_Interrupt))
				)
			)
		)
		(_inst Write_TX_Data_Sync 0 8050(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 117))
				((C_TMR)(_code 118))
				((C_LATE_ACK)((i 0)))
			)
			(_port
				((FromAVote)(FromAVote(d_138_137)))
				((FromBVote)(FromBVote(d_138_137)))
				((ToVote)(ToVote_i(d_138_137)))
				((Clk_Src)(Clk))
				((Clk_Dst)(UART_Clk))
				((Rst_Src)(Reset))
				((Rst_Dst)(Reset_UART_Clk))
				((Pulse_Src)(Write_TX_Data))
				((Pulse_Keep_Src)(_open))
				((Pulse_Ack_Src)(_open))
				((Pulse_Dst)(write_tx_data_uart_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 119))
					((C_TMR)(_code 120))
					((C_LATE_ACK)((i 0)))
				)
			)
		)
		(_generate spy1_g 0 8082(_if 121)
			(_object
				(_prcs
					(line__8084(_arch 21 0 8084(_assignment(_trgt(27(_range 122))))))
				)
			)
		)
		(_inst Write_Baud_Sync 0 8097(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 123))
				((C_TMR)(_code 124))
				((C_LATE_ACK)((i 0)))
			)
			(_port
				((FromAVote)(FromAVote(d_148_147)))
				((FromBVote)(FromBVote(d_148_147)))
				((ToVote)(ToVote_i(d_148_147)))
				((Clk_Src)(Clk))
				((Clk_Dst)(UART_Clk))
				((Rst_Src)(Reset))
				((Rst_Dst)(Reset_UART_Clk))
				((Pulse_Src)(Write_Baud))
				((Pulse_Keep_Src)(_open))
				((Pulse_Ack_Src)(_open))
				((Pulse_Dst)(write_baud_uart_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 125))
					((C_TMR)(_code 126))
					((C_LATE_ACK)((i 0)))
				)
			)
		)
		(_inst RX_Data_Received_Sync 0 8138(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 127))
				((C_TMR)(_code 128))
				((C_LATE_ACK)((i 0)))
			)
			(_port
				((FromAVote)(FromAVote(d_170_169)))
				((FromBVote)(FromBVote(d_170_169)))
				((ToVote)(ToVote_i(d_170_169)))
				((Clk_Src)(UART_Clk))
				((Clk_Dst)(Clk))
				((Rst_Src)(Reset_UART_Clk))
				((Rst_Dst)(Reset))
				((Pulse_Src)(rx_data_received_uart_clk))
				((Pulse_Keep_Src)(_open))
				((Pulse_Ack_Src)(_open))
				((Pulse_Dst)(rx_data_received_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 129))
					((C_TMR)(_code 130))
					((C_LATE_ACK)((i 0)))
				)
			)
		)
		(_inst Read_RX_Data_Sync 0 8156(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 131))
				((C_TMR)(_code 132))
				((C_LATE_ACK)((i 1)))
			)
			(_port
				((FromAVote)(FromAVote(d_180_179)))
				((FromBVote)(FromBVote(d_180_179)))
				((ToVote)(ToVote_i(d_180_179)))
				((Clk_Src)(Clk))
				((Clk_Dst)(UART_Clk))
				((Rst_Src)(Reset))
				((Rst_Dst)(Reset_UART_Clk))
				((Pulse_Src)(Read_RX_Data))
				((Pulse_Keep_Src)(read_rx_keep))
				((Pulse_Ack_Src)(read_rx_ack_clk))
				((Pulse_Dst)(read_rx_uart_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 133))
					((C_TMR)(_code 134))
					((C_LATE_ACK)((i 1)))
				)
			)
		)
		(_generate spy2_g 0 8232(_if 135)
			(_object
				(_prcs
					(line__8234(_arch 33 0 8234(_assignment(_trgt(27(_range 136))))))
				)
			)
		)
		(_inst UART_Status_Read_Sync 0 8254(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 137))
				((C_TMR)(_code 138))
				((C_LATE_ACK)((i 1)))
			)
			(_port
				((FromAVote)(FromAVote(d_183_182)))
				((FromBVote)(FromBVote(d_183_182)))
				((ToVote)(ToVote_i(d_183_182)))
				((Clk_Src)(Clk))
				((Clk_Dst)(UART_Clk))
				((Rst_Src)(Reset))
				((Rst_Dst)(Reset_UART_Clk))
				((Pulse_Src)(UART_Status_Read))
				((Pulse_Keep_Src)(uart_status_read_keep))
				((Pulse_Ack_Src)(uart_status_read_ack_clk))
				((Pulse_Dst)(uart_status_read_uart_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 139))
					((C_TMR)(_code 140))
					((C_LATE_ACK)((i 1)))
				)
			)
		)
		(_inst UART_RX_Sync 0 8346(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 141))
				((C_TMR)(_code 142))
				((C_LATE_ACK)((i 0)))
			)
			(_port
				((FromAVote)(FromAVote(d_194_193)))
				((FromBVote)(FromBVote(d_194_193)))
				((ToVote)(ToVote_i(d_194_193)))
				((Clk_Src)(UART_Clk))
				((Clk_Dst)(Clk))
				((Rst_Src)(Reset_UART_Clk))
				((Rst_Dst)(Reset))
				((Pulse_Src)(uart_rx_interrupt_uart_clk))
				((Pulse_Keep_Src)(_open))
				((Pulse_Ack_Src)(_open))
				((Pulse_Dst)(uart_rx_interrupt_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 143))
					((C_TMR)(_code 144))
					((C_LATE_ACK)((i 0)))
				)
			)
		)
		(_inst UART_TX_Sync 0 8364(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 145))
				((C_TMR)(_code 146))
				((C_LATE_ACK)((i 0)))
			)
			(_port
				((FromAVote)(FromAVote(d_196_195)))
				((FromBVote)(FromBVote(d_196_195)))
				((ToVote)(ToVote_i(d_196_195)))
				((Clk_Src)(UART_Clk))
				((Clk_Dst)(Clk))
				((Rst_Src)(Reset_UART_Clk))
				((Rst_Dst)(Reset))
				((Pulse_Src)(uart_tx_interrupt_uart_clk))
				((Pulse_Keep_Src)(_open))
				((Pulse_Ack_Src)(_open))
				((Pulse_Dst)(uart_tx_interrupt_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 147))
					((C_TMR)(_code 148))
					((C_LATE_ACK)((i 0)))
				)
			)
		)
		(_inst Error_Sync 0 8382(_comp pulse_sync)
			(_gen
				((C_LEVELS)(_code 149))
				((C_TMR)(_code 150))
				((C_LATE_ACK)((i 0)))
			)
			(_port
				((FromAVote)(FromAVote(d_198_197)))
				((FromBVote)(FromBVote(d_198_197)))
				((ToVote)(ToVote_i(d_198_197)))
				((Clk_Src)(UART_Clk))
				((Clk_Dst)(Clk))
				((Rst_Src)(Reset_UART_Clk))
				((Rst_Dst)(Reset))
				((Pulse_Src)(uart_error_interrupt_uart_clk))
				((Pulse_Keep_Src)(_open))
				((Pulse_Ack_Src)(_open))
				((Pulse_Dst)(uart_error_interrupt_clk))
			)
			(_use(_ent . pulse_sync)
				(_gen
					((C_LEVELS)(_code 151))
					((C_TMR)(_code 152))
					((C_LATE_ACK)((i 0)))
				)
			)
		)
		(_object
			(_sig(_int reset_std -4 0 7906(_arch(_uni))))
			(_sig(_int reset_uart_clk_b -5 0 7907(_arch(_uni))))
			(_sig(_int tmr_disable_b -5 0 7908(_arch(_uni))))
			(_sig(_int tmr_disable_i -4 0 7909(_arch(_uni))))
			(_sig(_int tmr_disable_raw_uart_clk -4 0 7910(_arch(_uni))))
			(_sig(_int tmr_disable_uart_clk -4 0 7911(_arch(_uni))))
			(_sig(_int write_tx_data_uart_clk -4 0 7912(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_UART_DATA_BITS-1~downto~0~1317 0 7913(_scalar (_dto c 153 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~1318 0 7913(_array -4((_dto c 154 i 0)))))
			(_sig(_int write_data_clk 16 0 7913(_arch(_uni))))
			(_sig(_int write_data_clkD 16 0 7914(_arch(_uni))))
			(_sig(_int write_baud_uart_clk -4 0 7915(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_UART_PROG_CNT_SIZE-1~downto~0~1319 0 7916(_scalar (_dto i 19 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_UART_PROG_CNT_SIZE-1~downto~0}~1320 0 7916(_array -4((_dto i 19 i 0)))))
			(_sig(_int baud_data_clk 18 0 7916(_arch(_uni))))
			(_sig(_int baud_data_clkD 18 0 7917(_arch(_uni))))
			(_sig(_int read_rx_uart_clk -4 0 7918(_arch(_uni))))
			(_sig(_int read_rx_uart_clkQ -4 0 7919(_arch(_uni))))
			(_sig(_int read_rx_ack_clk -4 0 7920(_arch(_uni))))
			(_sig(_int read_rx_ack_clkQ -4 0 7921(_arch(_uni))))
			(_sig(_int read_rx_keep -4 0 7922(_arch(_uni))))
			(_sig(_int read_rx_pulse_tovote_clk -4 0 7923(_arch(_uni))))
			(_sig(_int read_rx_pulse_voted_clk -4 0 7924(_arch(_uni))))
			(_sig(_int rx_data_tovote_uart_clk 16 0 7925(_arch(_uni))))
			(_sig(_int rx_data_voted_uart_clk 16 0 7926(_arch(_uni))))
			(_sig(_int rx_data_uart_clk 16 0 7927(_arch(_uni))))
			(_sig(_int rx_data_received_uart_clk -4 0 7928(_arch(_uni))))
			(_sig(_int rx_data_received_clk -4 0 7929(_arch(_uni))))
			(_sig(_int uart_status_read_uart_clk -4 0 7930(_arch(_uni))))
			(_sig(_int uart_status_read_uart_clkQ -4 0 7931(_arch(_uni))))
			(_sig(_int uart_status_read_tovote_uart_clk -4 0 7932(_arch(_uni))))
			(_sig(_int uart_status_read_voted_uart_clk -4 0 7933(_arch(_uni))))
			(_sig(_int uart_status_read_ack_clk -4 0 7934(_arch(_uni))))
			(_sig(_int uart_status_read_ack_clkQ -4 0 7935(_arch(_uni))))
			(_sig(_int uart_status_read_keep -4 0 7936(_arch(_uni))))
			(_sig(_int uart_status_read_pulse_tovote_clk -4 0 7937(_arch(_uni))))
			(_sig(_int uart_status_read_pulse_voted_clk -4 0 7938(_arch(_uni))))
			(_type(_int ~NATURAL~range~7~downto~0~1321 0 7939(_scalar (_dto i 7 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 7939(_array -4((_dto i 7 i 0)))))
			(_sig(_int uart_status_uart_clk 20 0 7939(_arch(_uni))))
			(_sig(_int uart_status_tovote_uart_clk 20 0 7940(_arch(_uni))))
			(_sig(_int uart_status_voted_uart_clk 20 0 7941(_arch(_uni))))
			(_sig(_int uart_rx_interrupt_uart_clk -4 0 7942(_arch(_uni))))
			(_sig(_int uart_rx_interrupt_clk -4 0 7943(_arch(_uni))))
			(_sig(_int uart_tx_interrupt_uart_clk -4 0 7944(_arch(_uni))))
			(_sig(_int uart_tx_interrupt_clk -4 0 7945(_arch(_uni))))
			(_sig(_int uart_error_interrupt_uart_clk -4 0 7946(_arch(_uni))))
			(_sig(_int uart_error_interrupt_clk -4 0 7947(_arch(_uni))))
			(_prcs
				(line__8004(_arch 17 0 8004(_assignment(_trgt(30))(_sens(31)))))
				(line__8005(_arch 18 0 8005(_assignment(_trgt(29))(_sens(4)))))
				(Write_Data_P(_arch 19 0 8068(_prcs(_simple)(_trgt(36))(_sens(35)(2)(10)(12)))))
				(line__8079(_arch 20 0 8079(_assignment(_trgt(27(_range 155)))(_sens(36)))))
				(Write_Data_DFF(_arch 22 0 8087(_prcs(_trgt(35))(_sens(0)(30)(36)(6(d_146_139))(7(d_146_139)))(_dssslsensitivity 1))))
				(Baud_Data_P(_arch 23 0 8115(_prcs(_simple)(_trgt(39))(_sens(38)(2)(11)(12)))))
				(line__8126(_arch 24 0 8126(_assignment(_alias((ToVote_i(d_168_149))(baud_data_clkD)))(_trgt(27(d_168_149)))(_sens(39)))))
				(TX_Baud_Data_DFF(_arch 25 0 8128(_prcs(_trgt(38))(_sens(0)(30)(39)(6(d_168_149))(7(d_168_149)))(_dssslsensitivity 1))))
				(Read_RX_Ack_DFF(_arch 26 0 8175(_prcs(_trgt(43))(_sens(0)(42)(2))(_dssslsensitivity 1))))
				(line__8187(_arch 27 0 8187(_assignment(_trgt(45))(_sens(42)(43)))))
				(line__8191(_arch 28 0 8191(_assignment(_alias((ToVote_i(181))(read_rx_pulse_tovote_clk)))(_trgt(27(181)))(_sens(45)))))
				(Read_RX_Pulse_DFF(_arch 29 0 8193(_prcs(_trgt(46))(_sens(0)(45)(2)(6(181))(7(181)))(_dssslsensitivity 1))))
				(Read_RX_DFF(_arch 30 0 8207(_prcs(_trgt(41))(_sens(1)(40)(4))(_dssslsensitivity 1))))
				(RX_Data_Logic(_arch 31 0 8218(_prcs(_simple)(_trgt(47))(_sens(41)(48)(49)(4)))))
				(line__8229(_arch 32 0 8229(_assignment(_trgt(27(_range 156)))(_sens(47)))))
				(RX_Data_DFF(_arch 34 0 8237(_prcs(_trgt(48))(_sens(1)(30)(47)(6(d_178_171))(7(d_178_171)))(_dssslsensitivity 1))))
				(line__8248(_arch 35 0 8248(_assignment(_trgt(17))(_sens(46)(48)))))
				(line__8251(_arch 36 0 8251(_assignment(_trgt(15))(_sens(43)(44)))))
				(line__8252(_arch 37 0 8252(_assignment(_alias((Read_RX_Ready)(read_rx_pulse_voted_clk)))(_simpleassign BUF)(_trgt(16))(_sens(46)))))
				(UART_Status_Read_Ack_DFF(_arch 38 0 8273(_prcs(_trgt(57))(_sens(0)(56)(2))(_dssslsensitivity 1))))
				(line__8285(_arch 39 0 8285(_assignment(_trgt(59))(_sens(56)(57)))))
				(line__8289(_arch 40 0 8289(_assignment(_alias((ToVote_i(192))(uart_status_read_pulse_tovote_clk)))(_trgt(27(192)))(_sens(59)))))
				(UART_Status_Read_Pulse_DFF(_arch 41 0 8291(_prcs(_trgt(60))(_sens(0)(59)(2)(6(192))(7(192)))(_dssslsensitivity 1))))
				(UART_Status_Read_DFF(_arch 42 0 8305(_prcs(_trgt(53))(_sens(1)(52)(4))(_dssslsensitivity 1))))
				(UART_Status_Logic(_arch 43 0 8316(_prcs(_simple)(_trgt(62))(_sens(53)(61)(63)(4)))))
				(line__8327(_arch 44 0 8327(_assignment(_alias((ToVote_i(d_191_184))(uart_status_tovote_uart_clk)))(_trgt(27(d_191_184)))(_sens(62)))))
				(UART_Status_DFF(_arch 45 0 8329(_prcs(_trgt(63))(_sens(1)(30)(62)(6(d_191_184))(7(d_191_184)))(_dssslsensitivity 1))))
				(line__8340(_arch 46 0 8340(_assignment(_trgt(21))(_sens(60)(63)))))
				(line__8343(_arch 47 0 8343(_assignment(_trgt(19))(_sens(57)(58)))))
				(line__8344(_arch 48 0 8344(_assignment(_alias((UART_Status_Ready)(uart_status_read_pulse_voted_clk)))(_simpleassign BUF)(_trgt(20))(_sens(60)))))
				(line__8400(_arch 49 0 8400(_assignment(_alias((UART_Rx_Interrupt)(uart_rx_interrupt_clk)))(_simpleassign BUF)(_trgt(23))(_sens(65)))))
				(line__8401(_arch 50 0 8401(_assignment(_alias((UART_Tx_Interrupt)(uart_tx_interrupt_clk)))(_simpleassign BUF)(_trgt(24))(_sens(67)))))
				(line__8402(_arch 51 0 8402(_assignment(_alias((UART_Error_Interrupt)(uart_error_interrupt_clk)))(_simpleassign BUF)(_trgt(25))(_sens(69)))))
				(line__8404(_arch 52 0 8404(_assignment(_trgt(22))(_sens(65)(67)(69)))))
			)
		)
	)
	(_generate TMR_Yes 0 8409(_if 157)
		(_object
			(_prcs
				(line__8410(_arch 53 0 8410(_assignment(_trgt(8))(_sens(27)))))
			)
		)
	)
	(_generate TMR_No 0 8413(_if 158)
		(_object
			(_prcs
				(line__8414(_arch 54 0 8414(_assignment(_trgt(8)))))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 7692(_ent)))
		(_gen(_int C_FREQ -2 0 7693 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_UART_FREQ -2 0 7694 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_TMR -2 0 7695 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 7696 \0\ (_ent gms((i 0)))))
		(_gen(_int C_VOTE_SIZE -2 0 7697 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 7698(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_USE_SRL16 0 0 7698(_ent)))
		(_gen(_int C_UART_PROG_BAUDRATE -2 0 7699 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_ASYNC -2 0 7700 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_NUM_SYNC_FF -2 0 7701 \2\ (_ent((i 2)))))
		(_gen(_int C_UART_BAUDRATE -2 0 7702 \9600\ (_ent((i 9600)))))
		(_gen(_int C_USE_UART_RX -2 0 7703 \1\ (_ent((i 1)))))
		(_gen(_int C_USE_UART_TX -2 0 7704 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~5~to~8~12 0 7705(_scalar (_to i 5 i 8))))
		(_gen(_int C_UART_DATA_BITS 1 0 7705 \8\ (_ent gms((i 8)))))
		(_gen(_int C_UART_USE_PARITY -2 0 7706 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_ODD_PARITY -2 0 7707 \0\ (_ent((i 0)))))
		(_port(_int Clk -4 0 7709(_ent(_in)(_event))))
		(_port(_int UART_Clk -4 0 7710(_ent(_in)(_event))))
		(_port(_int Reset -4 0 7711(_ent(_in))))
		(_port(_int Config_Reset -4 0 7712(_ent(_in))))
		(_port(_int Reset_UART_Clk -4 0 7713(_ent(_in))))
		(_port(_int TMR_Disable -4 0 7715(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~12 0 7716(_array -4((_dto c 159 i 0)))))
		(_port(_int FromAVote 2 0 7716(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~122 0 7717(_array -4((_dto c 160 i 0)))))
		(_port(_int FromBVote 3 0 7717(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~124 0 7718(_array -4((_dto c 161 i 0)))))
		(_port(_int ToVote 4 0 7718(_ent(_out))))
		(_port(_int TX -4 0 7720(_ent(_out))))
		(_port(_int Write_TX_Data -4 0 7721(_ent(_in))))
		(_port(_int Write_Baud -4 0 7722(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7723(_array -4((_dto i 31 i 0)))))
		(_port(_int Write_Data 5 0 7723(_ent(_in))))
		(_port(_int RX -4 0 7725(_ent(_in))))
		(_port(_int Read_RX_Data -4 0 7726(_ent(_in))))
		(_port(_int Read_RX_Wait -4 0 7727(_ent(_out))))
		(_port(_int Read_RX_Ready -4 0 7728(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~12 0 7729(_array -4((_dto c 162 i 0)))))
		(_port(_int RX_Data 6 0 7729(_ent(_out))))
		(_port(_int UART_Status_Read -4 0 7731(_ent(_in))))
		(_port(_int UART_Status_Wait -4 0 7732(_ent(_out))))
		(_port(_int UART_Status_Ready -4 0 7733(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7734(_array -4((_dto i 7 i 0)))))
		(_port(_int UART_Status 7 0 7734(_ent(_out))))
		(_port(_int UART_Interrupt -4 0 7735(_ent(_out))))
		(_port(_int UART_Rx_Interrupt -4 0 7736(_ent(_out))))
		(_port(_int UART_Tx_Interrupt -4 0 7737(_ent(_out))))
		(_port(_int UART_Error_Interrupt -4 0 7738(_ent(_out))))
		(_type(_int ~INTEGER~range~5~to~8~13 0 7755(_scalar (_to i 5 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_PROG_CNT_SIZE-1~downto~0}~13 0 7772(_array -4((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 7780(_array -4((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{PULSE_SYNC_PULSE_Pos~downto~PULSE_SYNC_KEEP_Pos}~13 0 7826(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{PULSE_SYNC_PULSE_Pos~downto~PULSE_SYNC_KEEP_Pos}~139 0 7827(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{PULSE_SYNC_PULSE_Pos~downto~PULSE_SYNC_KEEP_Pos}~1310 0 7828(_array -4((_dto i 1 i 0)))))
		(_cnst(_int C_TMR_ONLY -6 0 7840(_arch gms(_code 163))))
		(_cnst(_int C_TMR_or_LOCKSTEP -6 0 7841(_arch gms(_code 164))))
		(_sig(_int reset_b -5 0 7843(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1312 0 7844(_array -4((_dto c 165 i 0)))))
		(_sig(_int ToVote_i 14 0 7844(_arch(_uni))))
		(_prcs
			(line__7848(_arch 0 0 7848(_assignment(_trgt(26))(_sens(2)))))
		)
		(_subprogram
			(_ext vote(3 2))
			(_ext vote(3 1))
			(_ext vote(3 3))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.C_UART_PROG_CNT_SIZE(3 C_UART_PROG_CNT_SIZE)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PULSE_SYNC_PULSE_Pos(3 PULSE_SYNC_PULSE_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.PULSE_SYNC_KEEP_Pos(3 PULSE_SYNC_KEEP_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_ASYNC_Pos(3 UART_ASYNC_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_ASYNC_high(3 UART_ASYNC_high)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_ASYNC_low(3 UART_ASYNC_low)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.TMR_DISABLE_UART_CLK_Pos(3 TMR_DISABLE_UART_CLK_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.WRITE_DATA_Pos(3 WRITE_DATA_Pos)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.BAUD_DATA_Pos(3 BAUD_DATA_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.READ_RX_PULSE_Pos(3 READ_RX_PULSE_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.RX_DATA_Pos(3 RX_DATA_Pos)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_STATUS_READ_PULSE_Pos(3 UART_STATUS_READ_PULSE_Pos)))
		(_type(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.UART_STATUS_Pos(3 UART_STATUS_Pos)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . IMP 166 -1)
)
V 000044 55 66773         1702630151357 IMP
(_unit VHDL(iomodule_core 0 8513(imp 0 8727))
	(_version vf1)
	(_time 1702630151358 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code 12151c1546451204441010440748101417174414111444)
	(_ent
		(_time 1702630151355)
	)
	(_comp
		(UART
			(_object
				(_gen(_int C_TARGET -1 0 8731(_ent)))
				(_gen(_int C_FREQ -2 0 8732(_ent((i 100000000)))))
				(_gen(_int C_UART_FREQ -2 0 8733(_ent((i 100000000)))))
				(_gen(_int C_TMR -2 0 8734(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 8735(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 8736(_ent((i 0)))))
				(_type(_int ~STRING~13 0 8737(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 74 0 8737(_ent)))
				(_gen(_int C_UART_PROG_BAUDRATE -2 0 8738(_ent((i 0)))))
				(_gen(_int C_UART_ASYNC -2 0 8739(_ent((i 0)))))
				(_gen(_int C_UART_NUM_SYNC_FF -2 0 8740(_ent((i 2)))))
				(_gen(_int C_UART_BAUDRATE -2 0 8741(_ent((i 9600)))))
				(_gen(_int C_USE_UART_RX -2 0 8742(_ent((i 1)))))
				(_gen(_int C_USE_UART_TX -2 0 8743(_ent((i 1)))))
				(_gen(_int C_UART_DATA_BITS 34 0 8744(_ent((i 8)))))
				(_gen(_int C_UART_USE_PARITY -2 0 8745(_ent((i 0)))))
				(_gen(_int C_UART_ODD_PARITY -2 0 8746(_ent((i 0)))))
				(_port(_int Clk -3 0 8748(_ent (_in))))
				(_port(_int UART_Clk -3 0 8749(_ent (_in))))
				(_port(_int Reset -3 0 8750(_ent (_in))))
				(_port(_int Config_Reset -3 0 8751(_ent (_in))))
				(_port(_int Reset_UART_Clk -3 0 8752(_ent (_in))))
				(_port(_int TMR_Disable -3 0 8754(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~13 0 8755(_array -3((_dto c 47 i 0)))))
				(_port(_int FromAVote 75 0 8755(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~132 0 8756(_array -3((_dto c 48 i 0)))))
				(_port(_int FromBVote 76 0 8756(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~134 0 8757(_array -3((_dto c 49 i 0)))))
				(_port(_int ToVote 77 0 8757(_ent (_out))))
				(_port(_int TX -3 0 8759(_ent (_out))))
				(_port(_int Write_TX_Data -3 0 8760(_ent (_in))))
				(_port(_int Write_Baud -3 0 8761(_ent (_in))))
				(_port(_int Write_Data 35 0 8762(_ent (_in))))
				(_port(_int RX -3 0 8764(_ent (_in))))
				(_port(_int Read_RX_Data -3 0 8765(_ent (_in))))
				(_port(_int Read_RX_Wait -3 0 8766(_ent (_out))))
				(_port(_int Read_RX_Ready -3 0 8767(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~13 0 8768(_array -3((_dto c 50 i 0)))))
				(_port(_int RX_Data 78 0 8768(_ent (_out))))
				(_port(_int UART_Status_Read -3 0 8770(_ent (_in))))
				(_port(_int UART_Status_Wait -3 0 8771(_ent (_out))))
				(_port(_int UART_Status_Ready -3 0 8772(_ent (_out))))
				(_port(_int UART_Status 36 0 8773(_ent (_out))))
				(_port(_int UART_Interrupt -3 0 8774(_ent (_out))))
				(_port(_int UART_Rx_Interrupt -3 0 8775(_ent (_out))))
				(_port(_int UART_Tx_Interrupt -3 0 8776(_ent (_out))))
				(_port(_int UART_Error_Interrupt -3 0 8777(_ent (_out))))
			)
		)
		(FIT_Module
			(_object
				(_gen(_int C_TARGET -1 0 8782(_ent)))
				(_gen(_int C_TMR -2 0 8783(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 8784(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 8785(_ent((i 0)))))
				(_type(_int ~STRING~135 0 8786(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_SRL16 74 0 8786(_ent)))
				(_gen(_int C_USE_FIT -2 0 8787(_ent)))
				(_gen(_int C_NO_CLOCKS -2 0 8788(_ent)))
				(_gen(_int C_INACCURACY -2 0 8789(_ent)))
				(_port(_int Config_Reset -3 0 8791(_ent (_in))))
				(_port(_int Clk -3 0 8792(_ent (_in))))
				(_port(_int Reset -5 0 8793(_ent (_in))))
				(_port(_int TMR_Disable -3 0 8794(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~137 0 8795(_array -3((_dto c 51 i 0)))))
				(_port(_int FromAVote 75 0 8795(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~139 0 8796(_array -3((_dto c 52 i 0)))))
				(_port(_int FromBVote 76 0 8796(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1311 0 8797(_array -3((_dto c 53 i 0)))))
				(_port(_int ToVote 77 0 8797(_ent (_out))))
				(_port(_int Toggle -3 0 8798(_ent (_out))))
				(_port(_int Interrupt -3 0 8799(_ent (_out))))
			)
		)
		(PIT_Module
			(_object
				(_gen(_int C_TARGET -1 0 8804(_ent)))
				(_gen(_int C_TMR -2 0 8805(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 8806(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 8807(_ent((i 0)))))
				(_gen(_int C_USE_PIT -2 0 8808(_ent)))
				(_gen(_int C_PIT_SIZE -2 0 8809(_ent)))
				(_gen(_int C_PIT_READABLE -2 0 8810(_ent)))
				(_port(_int Clk -3 0 8812(_ent (_in))))
				(_port(_int Reset -5 0 8813(_ent (_in))))
				(_port(_int Config_Reset -3 0 8814(_ent (_in))))
				(_port(_int TMR_Disable -3 0 8815(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1313 0 8816(_array -3((_dto c 54 i 0)))))
				(_port(_int FromAVote 74 0 8816(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1315 0 8817(_array -3((_dto c 55 i 0)))))
				(_port(_int FromBVote 75 0 8817(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1317 0 8818(_array -3((_dto c 56 i 0)))))
				(_port(_int ToVote 76 0 8818(_ent (_out))))
				(_port(_int PIT_Count_En -3 0 8819(_ent (_in))))
				(_port(_int PIT_Write_Preload -3 0 8820(_ent (_in))))
				(_port(_int PIT_Write_Ctrl -3 0 8821(_ent (_in))))
				(_port(_int PIT_Read -3 0 8822(_ent (_in))))
				(_port(_int Write_Data 37 0 8823(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_PIT_SIZE-1~downto~0}~13 0 8824(_array -3((_dto c 57 i 0)))))
				(_port(_int PIT_Data 77 0 8824(_ent (_out))))
				(_port(_int PIT_Toggle -3 0 8825(_ent (_out))))
				(_port(_int PIT_Interrupt -3 0 8826(_ent (_out))))
			)
		)
		(GPO_Module
			(_object
				(_gen(_int C_TMR -2 0 8831(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 8832(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 8833(_ent((i 0)))))
				(_gen(_int C_USE_GPO -2 0 8834(_ent((i 1)))))
				(_gen(_int C_GPO_SIZE 38 0 8835(_ent((i 32)))))
				(_gen(_int C_GPO_INIT 39 0 8836(_ent((_others(i 2))))))
				(_port(_int Clk -3 0 8838(_ent (_in))))
				(_port(_int Reset -5 0 8839(_ent (_in))))
				(_port(_int GPO_Write -3 0 8840(_ent (_in))))
				(_port(_int Write_Data 39 0 8841(_ent (_in))))
				(_port(_int TMR_Disable -3 0 8842(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1323 0 8843(_array -3((_dto c 58 i 0)))))
				(_port(_int FromAVote 74 0 8843(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1325 0 8844(_array -3((_dto c 59 i 0)))))
				(_port(_int FromBVote 75 0 8844(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1327 0 8845(_array -3((_dto c 60 i 0)))))
				(_port(_int ToVote 76 0 8845(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPO_SIZE-1~downto~0}~13 0 8846(_array -3((_dto c 61 i 0)))))
				(_port(_int GPO 77 0 8846(_ent (_out))))
			)
		)
		(GPI_Module
			(_object
				(_gen(_int C_USE_GPI -2 0 8851(_ent)))
				(_gen(_int C_GPI_SIZE -2 0 8852(_ent)))
				(_gen(_int C_GPI_INTERRUPT -2 0 8853(_ent)))
				(_port(_int Clk -3 0 8855(_ent (_in))))
				(_port(_int Reset -5 0 8856(_ent (_in))))
				(_port(_int Config_Reset -3 0 8857(_ent (_in))))
				(_port(_int GPI_Read -3 0 8858(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI_SIZE-1~downto~0}~13 0 8859(_array -3((_dto c 62 i 0)))))
				(_port(_int GPI 74 0 8859(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI_SIZE-1~downto~0}~1329 0 8860(_array -3((_dto c 63 i 0)))))
				(_port(_int GPI_In 75 0 8860(_ent (_out))))
				(_port(_int GPI_Interrupt -3 0 8861(_ent (_out))))
			)
		)
		(intr_ctrl
			(_object
				(_gen(_int C_TARGET -1 0 8866(_ent)))
				(_gen(_int C_TMR -2 0 8867(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 8868(_ent((i 0)))))
				(_gen(_int C_VOTE_SIZE -2 0 8869(_ent((i 0)))))
				(_gen(_int C_ADDR_WIDTH 40 0 8870(_ent((i 32)))))
				(_gen(_int C_INTC_ENABLED 41 0 8871(_ent)))
				(_gen(_int C_INTC_LEVEL_EDGE 41 0 8872(_ent)))
				(_gen(_int C_INTC_POSITIVE 41 0 8873(_ent)))
				(_gen(_int C_INTC_ASYNC_INTR 41 0 8874(_ent)))
				(_gen(_int C_INTC_HAS_FAST 42 0 8875(_ent)))
				(_gen(_int C_INTC_ADDR_WIDTH 43 0 8876(_ent)))
				(_gen(_int C_INTC_NUM_SYNC_FF 44 0 8877(_ent)))
				(_gen(_int C_INTC_BASE_VECTORS 45 0 8878(_ent)))
				(_type(_int ~STRING~1332 0 8879(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_USE_LUTRAM 74 0 8879(_ent)))
				(_port(_int Clk -3 0 8881(_ent (_in))))
				(_port(_int Reset -5 0 8882(_ent (_in))))
				(_port(_int TMR_Disable -3 0 8883(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1334 0 8884(_array -3((_dto c 64 i 0)))))
				(_port(_int FromAVote 75 0 8884(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1336 0 8885(_array -3((_dto c 65 i 0)))))
				(_port(_int FromBVote 76 0 8885(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_VOTE_SIZE-1~downto~0}~1338 0 8886(_array -3((_dto c 66 i 0)))))
				(_port(_int ToVote 77 0 8886(_ent (_out))))
				(_port(_int INTR 41 0 8887(_ent (_in))))
				(_port(_int INTR_ACK 46 0 8888(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 8889(_array -3((_dto c 67 i 0)))))
				(_port(_int INTR_ADDR 78 0 8889(_ent (_out))))
				(_port(_int INTC_WRITE_CIAR -3 0 8890(_ent (_in))))
				(_port(_int INTC_WRITE_CIER -3 0 8891(_ent (_in))))
				(_port(_int INTC_WRITE_CIMR -3 0 8892(_ent (_in))))
				(_port(_int INTC_WRITE_CIVAR -3 0 8893(_ent (_in))))
				(_port(_int INTC_WRITE_CIVEAR -3 0 8894(_ent (_in))))
				(_port(_int INTC_CIVAR_ADDR 47 0 8895(_ent (_in))))
				(_port(_int Write_Data 41 0 8896(_ent (_in))))
				(_port(_int INTC_READ_CISR -3 0 8897(_ent (_in))))
				(_port(_int INTC_READ_CIPR -3 0 8898(_ent (_in))))
				(_port(_int INTC_IRQ -3 0 8899(_ent (_out))))
				(_port(_int INTC_CISR 41 0 8900(_ent (_out))))
				(_port(_int INTC_CIPR 41 0 8901(_ent (_out))))
			)
		)
	)
	(_generate TMR_Yes 0 9029(_if 68)
		(_object
			(_prcs
				(line__9031(_arch 0 0 9031(_assignment(_alias((ToVote(d_912_0))(ToVote_i)))(_trgt(5(d_912_0)))(_sens(121)))))
				(line__9032(_arch 1 0 9032(_assignment(_trgt(5(d_1023_913))))))
				(line__9033(_arch 2 0 9033(_assignment(_alias((FromAVote_i)(FromAVote(d_912_0))))(_trgt(122))(_sens(6(d_912_0))))))
				(line__9034(_arch 3 0 9034(_assignment(_alias((FromBVote_i)(FromBVote(d_912_0))))(_trgt(123))(_sens(7(d_912_0))))))
			)
		)
	)
	(_generate TMR_No 0 9037(_if 69)
		(_object
			(_prcs
				(line__9039(_arch 4 0 9039(_assignment(_trgt(5)))))
				(line__9040(_arch 5 0 9040(_assignment(_trgt(122)))))
				(line__9041(_arch 6 0 9041(_assignment(_trgt(123)))))
			)
		)
	)
	(_inst UART_I1 0 9053(_comp UART)
		(_gen
			((C_TARGET)(_code 70))
			((C_FREQ)(_code 71))
			((C_UART_FREQ)(_code 72))
			((C_TMR)(_code 73))
			((C_USE_TMR_DISABLE)(_code 74))
			((C_VOTE_SIZE)((i 199)))
			((C_USE_SRL16)(_code 75))
			((C_UART_PROG_BAUDRATE)(_code 76))
			((C_UART_ASYNC)(_code 77))
			((C_UART_NUM_SYNC_FF)(_code 78))
			((C_UART_BAUDRATE)(_code 79))
			((C_USE_UART_RX)(_code 80))
			((C_USE_UART_TX)(_code 81))
			((C_UART_DATA_BITS)(_code 82))
			((C_UART_USE_PARITY)(_code 83))
			((C_UART_ODD_PARITY)(_code 84))
		)
		(_port
			((Clk)(Clk))
			((UART_Clk)(UART_Clk))
			((Reset)(Rst))
			((Config_Reset)(config_reset_i))
			((Reset_UART_Clk)(UART_Rst))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_334_136)))
			((FromBVote)(FromBVote_i(d_334_136)))
			((ToVote)(ToVote_i(d_334_136)))
			((TX)(UART_Tx))
			((Write_TX_Data)(UART_TX_Write))
			((Write_Baud)(UART_Baud_Write))
			((Write_Data)(Write_Data))
			((RX)(UART_RX))
			((Read_RX_Data)(UART_Rx_Read))
			((Read_RX_Wait)(UART_Rx_Wait))
			((Read_RX_Ready)(UART_Rx_Ready))
			((RX_Data)(uart_rx_data))
			((UART_Status_Read)(UART_Status_Read))
			((UART_Status_Wait)(UART_Status_Wait))
			((UART_Status_Ready)(UART_Status_Ready))
			((UART_Status)(uart_status))
			((UART_Interrupt)(UART_Interrupt))
			((UART_Rx_Interrupt)(uart_rx_interrupt))
			((UART_Tx_Interrupt)(uart_tx_interrupt))
			((UART_Error_Interrupt)(uart_error_interrupt))
		)
		(_use(_ent . UART)
			(_gen
				((C_TARGET)(_code 85))
				((C_FREQ)(_code 86))
				((C_UART_FREQ)(_code 87))
				((C_TMR)(_code 88))
				((C_USE_TMR_DISABLE)(_code 89))
				((C_VOTE_SIZE)((i 199)))
				((C_USE_SRL16)(_code 90))
				((C_UART_PROG_BAUDRATE)(_code 91))
				((C_UART_ASYNC)(_code 92))
				((C_UART_NUM_SYNC_FF)(_code 93))
				((C_UART_BAUDRATE)(_code 94))
				((C_USE_UART_RX)(_code 95))
				((C_USE_UART_TX)(_code 96))
				((C_UART_DATA_BITS)(_code 97))
				((C_UART_USE_PARITY)(_code 98))
				((C_UART_ODD_PARITY)(_code 99))
			)
			(_port
				((Clk)(Clk))
				((UART_Clk)(UART_Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((Reset_UART_Clk)(Reset_UART_Clk))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((TX)(TX))
				((Write_TX_Data)(Write_TX_Data))
				((Write_Baud)(Write_Baud))
				((Write_Data)(Write_Data))
				((RX)(RX))
				((Read_RX_Data)(Read_RX_Data))
				((Read_RX_Wait)(Read_RX_Wait))
				((Read_RX_Ready)(Read_RX_Ready))
				((RX_Data)(RX_Data))
				((UART_Status_Read)(UART_Status_Read))
				((UART_Status_Wait)(UART_Status_Wait))
				((UART_Status_Ready)(UART_Status_Ready))
				((UART_Status)(UART_Status))
				((UART_Interrupt)(UART_Interrupt))
				((UART_Rx_Interrupt)(UART_Rx_Interrupt))
				((UART_Tx_Interrupt)(UART_Tx_Interrupt))
				((UART_Error_Interrupt)(UART_Error_Interrupt))
			)
		)
	)
	(_inst FIT_I1 0 9106(_comp FIT_Module)
		(_gen
			((C_TARGET)(_code 100))
			((C_TMR)(_code 101))
			((C_USE_TMR_DISABLE)(_code 102))
			((C_VOTE_SIZE)((i 34)))
			((C_USE_SRL16)(_code 103))
			((C_USE_FIT)(_code 104))
			((C_NO_CLOCKS)(_code 105))
			((C_INACCURACY)((i 0)))
		)
		(_port
			((Config_Reset)(config_reset_i))
			((Clk)(Clk))
			((Reset)(Reset))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_33_0)))
			((FromBVote)(FromBVote_i(d_33_0)))
			((ToVote)(ToVote_i(d_33_0)))
			((Toggle)(FIT1_Toggle))
			((Interrupt)(fit1_interrupt_i))
		)
		(_use(_ent . FIT_Module)
			(_gen
				((C_TARGET)(_code 106))
				((C_TMR)(_code 107))
				((C_USE_TMR_DISABLE)(_code 108))
				((C_VOTE_SIZE)((i 34)))
				((C_USE_SRL16)(_code 109))
				((C_USE_FIT)(_code 110))
				((C_NO_CLOCKS)(_code 111))
				((C_INACCURACY)((i 0)))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Clk)(Clk))
				((Reset)(Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((Toggle)(Toggle))
				((Interrupt)(Interrupt))
			)
		)
	)
	(_inst FIT_I2 0 9129(_comp FIT_Module)
		(_gen
			((C_TARGET)(_code 112))
			((C_TMR)(_code 113))
			((C_USE_TMR_DISABLE)(_code 114))
			((C_VOTE_SIZE)((i 34)))
			((C_USE_SRL16)(_code 115))
			((C_USE_FIT)(_code 116))
			((C_NO_CLOCKS)(_code 117))
			((C_INACCURACY)((i 0)))
		)
		(_port
			((Config_Reset)(config_reset_i))
			((Clk)(Clk))
			((Reset)(Reset))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_67_34)))
			((FromBVote)(FromBVote_i(d_67_34)))
			((ToVote)(ToVote_i(d_67_34)))
			((Toggle)(FIT2_Toggle))
			((Interrupt)(fit2_interrupt_i))
		)
		(_use(_ent . FIT_Module)
			(_gen
				((C_TARGET)(_code 118))
				((C_TMR)(_code 119))
				((C_USE_TMR_DISABLE)(_code 120))
				((C_VOTE_SIZE)((i 34)))
				((C_USE_SRL16)(_code 121))
				((C_USE_FIT)(_code 122))
				((C_NO_CLOCKS)(_code 123))
				((C_INACCURACY)((i 0)))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Clk)(Clk))
				((Reset)(Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((Toggle)(Toggle))
				((Interrupt)(Interrupt))
			)
		)
	)
	(_inst FIT_I3 0 9152(_comp FIT_Module)
		(_gen
			((C_TARGET)(_code 124))
			((C_TMR)(_code 125))
			((C_USE_TMR_DISABLE)(_code 126))
			((C_VOTE_SIZE)((i 34)))
			((C_USE_SRL16)(_code 127))
			((C_USE_FIT)(_code 128))
			((C_NO_CLOCKS)(_code 129))
			((C_INACCURACY)((i 0)))
		)
		(_port
			((Config_Reset)(config_reset_i))
			((Clk)(Clk))
			((Reset)(Reset))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_101_68)))
			((FromBVote)(FromBVote_i(d_101_68)))
			((ToVote)(ToVote_i(d_101_68)))
			((Toggle)(FIT3_Toggle))
			((Interrupt)(fit3_interrupt_i))
		)
		(_use(_ent . FIT_Module)
			(_gen
				((C_TARGET)(_code 130))
				((C_TMR)(_code 131))
				((C_USE_TMR_DISABLE)(_code 132))
				((C_VOTE_SIZE)((i 34)))
				((C_USE_SRL16)(_code 133))
				((C_USE_FIT)(_code 134))
				((C_NO_CLOCKS)(_code 135))
				((C_INACCURACY)((i 0)))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Clk)(Clk))
				((Reset)(Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((Toggle)(Toggle))
				((Interrupt)(Interrupt))
			)
		)
	)
	(_inst FIT_I4 0 9175(_comp FIT_Module)
		(_gen
			((C_TARGET)(_code 136))
			((C_TMR)(_code 137))
			((C_USE_TMR_DISABLE)(_code 138))
			((C_VOTE_SIZE)((i 34)))
			((C_USE_SRL16)(_code 139))
			((C_USE_FIT)(_code 140))
			((C_NO_CLOCKS)(_code 141))
			((C_INACCURACY)((i 0)))
		)
		(_port
			((Config_Reset)(config_reset_i))
			((Clk)(Clk))
			((Reset)(Reset))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_135_102)))
			((FromBVote)(FromBVote_i(d_135_102)))
			((ToVote)(ToVote_i(d_135_102)))
			((Toggle)(FIT4_Toggle))
			((Interrupt)(fit4_interrupt_i))
		)
		(_use(_ent . FIT_Module)
			(_gen
				((C_TARGET)(_code 142))
				((C_TMR)(_code 143))
				((C_USE_TMR_DISABLE)(_code 144))
				((C_VOTE_SIZE)((i 34)))
				((C_USE_SRL16)(_code 145))
				((C_USE_FIT)(_code 146))
				((C_NO_CLOCKS)(_code 147))
				((C_INACCURACY)((i 0)))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((Clk)(Clk))
				((Reset)(Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((Toggle)(Toggle))
				((Interrupt)(Interrupt))
			)
		)
	)
	(_inst PIT_I1 0 9213(_comp PIT_Module)
		(_gen
			((C_TARGET)(_code 148))
			((C_TMR)(_code 149))
			((C_USE_TMR_DISABLE)(_code 150))
			((C_VOTE_SIZE)((i 70)))
			((C_USE_PIT)(_code 151))
			((C_PIT_SIZE)(_code 152))
			((C_PIT_READABLE)(_code 153))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_532_463)))
			((FromBVote)(FromBVote_i(d_532_463)))
			((ToVote)(ToVote_i(d_532_463)))
			((PIT_Count_En)(pit1_count_en))
			((PIT_Write_Preload)(PIT1_Write_Preload))
			((PIT_Write_Ctrl)(PIT1_Write_Ctrl))
			((PIT_Read)(PIT1_Read))
			((Write_Data)(Write_Data))
			((PIT_Data)(pit1_data))
			((PIT_Toggle)(PIT1_Toggle))
			((PIT_Interrupt)(pit1_interrupt_i))
		)
		(_use(_ent . PIT_Module)
			(_gen
				((C_TARGET)(_code 154))
				((C_TMR)(_code 155))
				((C_USE_TMR_DISABLE)(_code 156))
				((C_VOTE_SIZE)((i 70)))
				((C_USE_PIT)(_code 157))
				((C_PIT_SIZE)(_code 158))
				((C_PIT_READABLE)(_code 159))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((PIT_Count_En)(PIT_Count_En))
				((PIT_Write_Preload)(PIT_Write_Preload))
				((PIT_Write_Ctrl)(PIT_Write_Ctrl))
				((PIT_Read)(PIT_Read))
				((Write_Data)(Write_Data))
				((PIT_Data)(PIT_Data))
				((PIT_Toggle)(PIT_Toggle))
				((PIT_Interrupt)(PIT_Interrupt))
			)
		)
	)
	(_inst PIT_I2 0 9252(_comp PIT_Module)
		(_gen
			((C_TARGET)(_code 160))
			((C_TMR)(_code 161))
			((C_USE_TMR_DISABLE)(_code 162))
			((C_VOTE_SIZE)((i 70)))
			((C_USE_PIT)(_code 163))
			((C_PIT_SIZE)(_code 164))
			((C_PIT_READABLE)(_code 165))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_602_533)))
			((FromBVote)(FromBVote_i(d_602_533)))
			((ToVote)(ToVote_i(d_602_533)))
			((PIT_Count_En)(pit2_count_en))
			((PIT_Write_Preload)(PIT2_Write_Preload))
			((PIT_Write_Ctrl)(PIT2_Write_Ctrl))
			((PIT_Read)(PIT2_Read))
			((Write_Data)(Write_Data))
			((PIT_Data)(pit2_data))
			((PIT_Toggle)(PIT2_Toggle))
			((PIT_Interrupt)(pit2_interrupt_i))
		)
		(_use(_ent . PIT_Module)
			(_gen
				((C_TARGET)(_code 166))
				((C_TMR)(_code 167))
				((C_USE_TMR_DISABLE)(_code 168))
				((C_VOTE_SIZE)((i 70)))
				((C_USE_PIT)(_code 169))
				((C_PIT_SIZE)(_code 170))
				((C_PIT_READABLE)(_code 171))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((PIT_Count_En)(PIT_Count_En))
				((PIT_Write_Preload)(PIT_Write_Preload))
				((PIT_Write_Ctrl)(PIT_Write_Ctrl))
				((PIT_Read)(PIT_Read))
				((Write_Data)(Write_Data))
				((PIT_Data)(PIT_Data))
				((PIT_Toggle)(PIT_Toggle))
				((PIT_Interrupt)(PIT_Interrupt))
			)
		)
	)
	(_inst PIT_I3 0 9291(_comp PIT_Module)
		(_gen
			((C_TARGET)(_code 172))
			((C_TMR)(_code 173))
			((C_USE_TMR_DISABLE)(_code 174))
			((C_VOTE_SIZE)((i 70)))
			((C_USE_PIT)(_code 175))
			((C_PIT_SIZE)(_code 176))
			((C_PIT_READABLE)(_code 177))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_672_603)))
			((FromBVote)(FromBVote_i(d_672_603)))
			((ToVote)(ToVote_i(d_672_603)))
			((PIT_Count_En)(pit3_count_en))
			((PIT_Write_Preload)(PIT3_Write_Preload))
			((PIT_Write_Ctrl)(PIT3_Write_Ctrl))
			((PIT_Read)(PIT3_Read))
			((Write_Data)(Write_Data))
			((PIT_Data)(pit3_data))
			((PIT_Toggle)(PIT3_Toggle))
			((PIT_Interrupt)(pit3_interrupt_i))
		)
		(_use(_ent . PIT_Module)
			(_gen
				((C_TARGET)(_code 178))
				((C_TMR)(_code 179))
				((C_USE_TMR_DISABLE)(_code 180))
				((C_VOTE_SIZE)((i 70)))
				((C_USE_PIT)(_code 181))
				((C_PIT_SIZE)(_code 182))
				((C_PIT_READABLE)(_code 183))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((PIT_Count_En)(PIT_Count_En))
				((PIT_Write_Preload)(PIT_Write_Preload))
				((PIT_Write_Ctrl)(PIT_Write_Ctrl))
				((PIT_Read)(PIT_Read))
				((Write_Data)(Write_Data))
				((PIT_Data)(PIT_Data))
				((PIT_Toggle)(PIT_Toggle))
				((PIT_Interrupt)(PIT_Interrupt))
			)
		)
	)
	(_inst PIT_I4 0 9330(_comp PIT_Module)
		(_gen
			((C_TARGET)(_code 184))
			((C_TMR)(_code 185))
			((C_USE_TMR_DISABLE)(_code 186))
			((C_VOTE_SIZE)((i 70)))
			((C_USE_PIT)(_code 187))
			((C_PIT_SIZE)(_code 188))
			((C_PIT_READABLE)(_code 189))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_742_673)))
			((FromBVote)(FromBVote_i(d_742_673)))
			((ToVote)(ToVote_i(d_742_673)))
			((PIT_Count_En)(pit4_count_en))
			((PIT_Write_Preload)(PIT4_Write_Preload))
			((PIT_Write_Ctrl)(PIT4_Write_Ctrl))
			((PIT_Read)(PIT4_Read))
			((Write_Data)(Write_Data))
			((PIT_Data)(pit4_data))
			((PIT_Toggle)(PIT4_Toggle))
			((PIT_Interrupt)(pit4_interrupt_i))
		)
		(_use(_ent . PIT_Module)
			(_gen
				((C_TARGET)(_code 190))
				((C_TMR)(_code 191))
				((C_USE_TMR_DISABLE)(_code 192))
				((C_VOTE_SIZE)((i 70)))
				((C_USE_PIT)(_code 193))
				((C_PIT_SIZE)(_code 194))
				((C_PIT_READABLE)(_code 195))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((PIT_Count_En)(PIT_Count_En))
				((PIT_Write_Preload)(PIT_Write_Preload))
				((PIT_Write_Ctrl)(PIT_Write_Ctrl))
				((PIT_Read)(PIT_Read))
				((Write_Data)(Write_Data))
				((PIT_Data)(PIT_Data))
				((PIT_Toggle)(PIT_Toggle))
				((PIT_Interrupt)(PIT_Interrupt))
			)
		)
	)
	(_inst GPO_I1 0 9358(_comp GPO_Module)
		(_gen
			((C_TMR)(_code 196))
			((C_USE_TMR_DISABLE)(_code 197))
			((C_VOTE_SIZE)((i 32)))
			((C_USE_GPO)(_code 198))
			((C_GPO_SIZE)(_code 199))
			((C_GPO_INIT)(_code 200))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((GPO_Write)(GPO1_Write))
			((Write_Data)(Write_Data))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_366_335)))
			((FromBVote)(FromBVote_i(d_366_335)))
			((ToVote)(ToVote_i(d_366_335)))
			((GPO)(GPO1))
		)
		(_use(_ent . GPO_Module)
			(_gen
				((C_TMR)(_code 201))
				((C_USE_TMR_DISABLE)(_code 202))
				((C_VOTE_SIZE)((i 32)))
				((C_USE_GPO)(_code 203))
				((C_GPO_SIZE)(_code 204))
				((C_GPO_INIT)(_code 205))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((GPO_Write)(GPO_Write))
				((Write_Data)(Write_Data))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((GPO)(GPO))
			)
		)
	)
	(_inst GPO_I2 0 9377(_comp GPO_Module)
		(_gen
			((C_TMR)(_code 206))
			((C_USE_TMR_DISABLE)(_code 207))
			((C_VOTE_SIZE)((i 32)))
			((C_USE_GPO)(_code 208))
			((C_GPO_SIZE)(_code 209))
			((C_GPO_INIT)(_code 210))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((GPO_Write)(GPO2_Write))
			((Write_Data)(Write_Data))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_398_367)))
			((FromBVote)(FromBVote_i(d_398_367)))
			((ToVote)(ToVote_i(d_398_367)))
			((GPO)(GPO2))
		)
		(_use(_ent . GPO_Module)
			(_gen
				((C_TMR)(_code 211))
				((C_USE_TMR_DISABLE)(_code 212))
				((C_VOTE_SIZE)((i 32)))
				((C_USE_GPO)(_code 213))
				((C_GPO_SIZE)(_code 214))
				((C_GPO_INIT)(_code 215))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((GPO_Write)(GPO_Write))
				((Write_Data)(Write_Data))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((GPO)(GPO))
			)
		)
	)
	(_inst GPO_I3 0 9396(_comp GPO_Module)
		(_gen
			((C_TMR)(_code 216))
			((C_USE_TMR_DISABLE)(_code 217))
			((C_VOTE_SIZE)((i 32)))
			((C_USE_GPO)(_code 218))
			((C_GPO_SIZE)(_code 219))
			((C_GPO_INIT)(_code 220))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((GPO_Write)(GPO3_Write))
			((Write_Data)(Write_Data))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_430_399)))
			((FromBVote)(FromBVote_i(d_430_399)))
			((ToVote)(ToVote_i(d_430_399)))
			((GPO)(GPO3))
		)
		(_use(_ent . GPO_Module)
			(_gen
				((C_TMR)(_code 221))
				((C_USE_TMR_DISABLE)(_code 222))
				((C_VOTE_SIZE)((i 32)))
				((C_USE_GPO)(_code 223))
				((C_GPO_SIZE)(_code 224))
				((C_GPO_INIT)(_code 225))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((GPO_Write)(GPO_Write))
				((Write_Data)(Write_Data))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((GPO)(GPO))
			)
		)
	)
	(_inst GPO_I4 0 9415(_comp GPO_Module)
		(_gen
			((C_TMR)(_code 226))
			((C_USE_TMR_DISABLE)(_code 227))
			((C_VOTE_SIZE)((i 32)))
			((C_USE_GPO)(_code 228))
			((C_GPO_SIZE)(_code 229))
			((C_GPO_INIT)(_code 230))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((GPO_Write)(GPO4_Write))
			((Write_Data)(Write_Data))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_462_431)))
			((FromBVote)(FromBVote_i(d_462_431)))
			((ToVote)(ToVote_i(d_462_431)))
			((GPO)(GPO4))
		)
		(_use(_ent . GPO_Module)
			(_gen
				((C_TMR)(_code 231))
				((C_USE_TMR_DISABLE)(_code 232))
				((C_VOTE_SIZE)((i 32)))
				((C_USE_GPO)(_code 233))
				((C_GPO_SIZE)(_code 234))
				((C_GPO_INIT)(_code 235))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((GPO_Write)(GPO_Write))
				((Write_Data)(Write_Data))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((GPO)(GPO))
			)
		)
	)
	(_inst GPI_I1 0 9437(_comp GPI_Module)
		(_gen
			((C_USE_GPI)(_code 236))
			((C_GPI_SIZE)(_code 237))
			((C_GPI_INTERRUPT)(_code 238))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((GPI_Read)(GPI1_Read))
			((GPI)(GPI1))
			((GPI_In)(gpi1_in))
			((GPI_Interrupt)(gpi1_interrupt_i))
		)
		(_use(_ent . GPI_Module)
			(_gen
				((C_USE_GPI)(_code 239))
				((C_GPI_SIZE)(_code 240))
				((C_GPI_INTERRUPT)(_code 241))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((GPI_Read)(GPI_Read))
				((GPI)(GPI))
				((GPI_In)(GPI_In))
				((GPI_Interrupt)(GPI_Interrupt))
			)
		)
	)
	(_inst GPI_I2 0 9453(_comp GPI_Module)
		(_gen
			((C_USE_GPI)(_code 242))
			((C_GPI_SIZE)(_code 243))
			((C_GPI_INTERRUPT)(_code 244))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((GPI_Read)(GPI2_Read))
			((GPI)(GPI2))
			((GPI_In)(gpi2_in))
			((GPI_Interrupt)(gpi2_interrupt_i))
		)
		(_use(_ent . GPI_Module)
			(_gen
				((C_USE_GPI)(_code 245))
				((C_GPI_SIZE)(_code 246))
				((C_GPI_INTERRUPT)(_code 247))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((GPI_Read)(GPI_Read))
				((GPI)(GPI))
				((GPI_In)(GPI_In))
				((GPI_Interrupt)(GPI_Interrupt))
			)
		)
	)
	(_inst GPI_I3 0 9469(_comp GPI_Module)
		(_gen
			((C_USE_GPI)(_code 248))
			((C_GPI_SIZE)(_code 249))
			((C_GPI_INTERRUPT)(_code 250))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((GPI_Read)(GPI3_Read))
			((GPI)(GPI3))
			((GPI_In)(gpi3_in))
			((GPI_Interrupt)(gpi3_interrupt_i))
		)
		(_use(_ent . GPI_Module)
			(_gen
				((C_USE_GPI)(_code 251))
				((C_GPI_SIZE)(_code 252))
				((C_GPI_INTERRUPT)(_code 253))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((GPI_Read)(GPI_Read))
				((GPI)(GPI))
				((GPI_In)(GPI_In))
				((GPI_Interrupt)(GPI_Interrupt))
			)
		)
	)
	(_inst GPI_I4 0 9485(_comp GPI_Module)
		(_gen
			((C_USE_GPI)(_code 254))
			((C_GPI_SIZE)(_code 255))
			((C_GPI_INTERRUPT)(_code 256))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Config_Reset)(config_reset_i))
			((GPI_Read)(GPI4_Read))
			((GPI)(GPI4))
			((GPI_In)(gpi4_in))
			((GPI_Interrupt)(gpi4_interrupt_i))
		)
		(_use(_ent . GPI_Module)
			(_gen
				((C_USE_GPI)(_code 257))
				((C_GPI_SIZE)(_code 258))
				((C_GPI_INTERRUPT)(_code 259))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Config_Reset)(Config_Reset))
				((GPI_Read)(GPI_Read))
				((GPI)(GPI))
				((GPI_In)(GPI_In))
				((GPI_Interrupt)(GPI_Interrupt))
			)
		)
	)
	(_generate Intr_Assign 0 9504(_if 260)
		(_object
			(_prcs
				(line__9506(_arch 25 0 9506(_assignment(_trgt(117(_range 261))))))
			)
		)
	)
	(_inst intr_ctrl_I1 0 9527(_comp intr_ctrl)
		(_gen
			((C_TARGET)(_code 262))
			((C_TMR)(_code 263))
			((C_USE_TMR_DISABLE)(_code 264))
			((C_VOTE_SIZE)((i 170)))
			((C_ADDR_WIDTH)(_code 265))
			((C_INTC_ENABLED)(_code 266))
			((C_INTC_LEVEL_EDGE)(_code 267))
			((C_INTC_POSITIVE)(_code 268))
			((C_INTC_ASYNC_INTR)(_code 269))
			((C_INTC_HAS_FAST)(_code 270))
			((C_INTC_ADDR_WIDTH)(_code 271))
			((C_INTC_NUM_SYNC_FF)(_code 272))
			((C_INTC_BASE_VECTORS)(_code 273))
			((C_USE_LUTRAM)(_code 274))
		)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((TMR_Disable)(TMR_Disable))
			((FromAVote)(FromAVote_i(d_912_743)))
			((FromBVote)(FromBVote_i(d_912_743)))
			((ToVote)(ToVote_i(d_912_743)))
			((INTR)(intr))
			((INTR_ACK)(INTC_Processor_Ack))
			((INTR_ADDR)(INTC_Interrupt_Address))
			((INTC_WRITE_CIAR)(INTC_WRITE_CIAR))
			((INTC_WRITE_CIER)(INTC_WRITE_CIER))
			((INTC_WRITE_CIMR)(INTC_WRITE_CIMR))
			((INTC_WRITE_CIVAR)(INTC_WRITE_CIVAR))
			((INTC_WRITE_CIVEAR)(INTC_WRITE_CIVEAR))
			((INTC_CIVAR_ADDR)(INTC_CIVAR_ADDR))
			((Write_Data)(Write_Data))
			((INTC_READ_CISR)(INTC_READ_CISR))
			((INTC_READ_CIPR)(INTC_READ_CIPR))
			((INTC_IRQ)(INTC_IRQ))
			((INTC_CISR)(intc_cisr))
			((INTC_CIPR)(intc_cipr))
		)
		(_use(_ent . intr_ctrl)
			(_gen
				((C_TARGET)(_code 275))
				((C_TMR)(_code 276))
				((C_USE_TMR_DISABLE)(_code 277))
				((C_VOTE_SIZE)((i 170)))
				((C_ADDR_WIDTH)(_code 278))
				((C_INTC_ENABLED)(_code 279))
				((C_INTC_LEVEL_EDGE)(_code 280))
				((C_INTC_POSITIVE)(_code 281))
				((C_INTC_ASYNC_INTR)(_code 282))
				((C_INTC_HAS_FAST)(_code 283))
				((C_INTC_ADDR_WIDTH)(_code 284))
				((C_INTC_NUM_SYNC_FF)(_code 285))
				((C_INTC_BASE_VECTORS)(_code 286))
				((C_USE_LUTRAM)(_code 287))
			)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((TMR_Disable)(TMR_Disable))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((ToVote)(ToVote))
				((INTR)(INTR))
				((INTR_ACK)(INTR_ACK))
				((INTR_ADDR)(INTR_ADDR))
				((INTC_WRITE_CIAR)(INTC_WRITE_CIAR))
				((INTC_WRITE_CIER)(INTC_WRITE_CIER))
				((INTC_WRITE_CIMR)(INTC_WRITE_CIMR))
				((INTC_WRITE_CIVAR)(INTC_WRITE_CIVAR))
				((INTC_WRITE_CIVEAR)(INTC_WRITE_CIVEAR))
				((INTC_CIVAR_ADDR)(INTC_CIVAR_ADDR))
				((Write_Data)(Write_Data))
				((INTC_READ_CISR)(INTC_READ_CISR))
				((INTC_READ_CIPR)(INTC_READ_CIPR))
				((INTC_IRQ)(INTC_IRQ))
				((INTC_CISR)(INTC_CISR))
				((INTC_CIPR)(INTC_CIPR))
			)
		)
	)
	(_object
		(_gen(_int C_TARGET -1 0 8516(_ent gms)))
		(_gen(_int C_FREQ -2 0 8517 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_USE_CONFIG_RESET -2 0 8518 \0\ (_ent((i 0)))))
		(_gen(_int C_AVOID_PRIMITIVES -2 0 8519 \0\ (_ent gms((i 0)))))
		(_gen(_int C_TMR -2 0 8520 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 8521 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_UART_RX -2 0 8524 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_UART_TX -2 0 8525 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_BAUDRATE -2 0 8526 \9600\ (_ent((i 9600)))))
		(_type(_int ~INTEGER~range~5~to~8~12 0 8527(_scalar (_to i 5 i 8))))
		(_gen(_int C_UART_DATA_BITS 0 0 8527 \8\ (_ent gms((i 8)))))
		(_gen(_int C_UART_USE_PARITY -2 0 8528 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_ODD_PARITY -2 0 8529 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_RX_INTERRUPT -2 0 8530 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_TX_INTERRUPT -2 0 8531 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_ERROR_INTERRUPT -2 0 8532 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_PROG_BAUDRATE -2 0 8533 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_FREQ -2 0 8534 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_UART_ASYNC -2 0 8535 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_NUM_SYNC_FF -2 0 8536 \2\ (_ent((i 2)))))
		(_gen(_int C_USE_FIT1 -2 0 8539 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT1_No_CLOCKS -2 0 8540 \1000\ (_ent((i 1000)))))
		(_gen(_int C_FIT1_INTERRUPT -2 0 8541 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_FIT2 -2 0 8542 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT2_No_CLOCKS -2 0 8543 \1000\ (_ent((i 1000)))))
		(_gen(_int C_FIT2_INTERRUPT -2 0 8544 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_FIT3 -2 0 8545 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT3_No_CLOCKS -2 0 8546 \1000\ (_ent((i 1000)))))
		(_gen(_int C_FIT3_INTERRUPT -2 0 8547 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_FIT4 -2 0 8548 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT4_No_CLOCKS -2 0 8549 \1000\ (_ent((i 1000)))))
		(_gen(_int C_FIT4_INTERRUPT -2 0 8550 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_PIT1 -2 0 8553 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PIT1_SIZE -2 0 8554 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PIT1_READABLE -2 0 8555 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~12 0 8556(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT1_PRESCALER 1 0 8556 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT1_INTERRUPT -2 0 8557 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_PIT2 -2 0 8558 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PIT2_SIZE -2 0 8559 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PIT2_READABLE -2 0 8560 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~121 0 8561(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT2_PRESCALER 2 0 8561 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT2_INTERRUPT -2 0 8562 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_PIT3 -2 0 8563 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PIT3_SIZE -2 0 8564 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PIT3_READABLE -2 0 8565 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~122 0 8566(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT3_PRESCALER 3 0 8566 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT3_INTERRUPT -2 0 8567 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_PIT4 -2 0 8568 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PIT4_SIZE -2 0 8569 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PIT4_READABLE -2 0 8570 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~123 0 8571(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT4_PRESCALER 4 0 8571 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT4_INTERRUPT -2 0 8572 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_GPO1 -2 0 8575 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 8576(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO1_SIZE 5 0 8576 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8577(_array -3((_dto i 31 i 0)))))
		(_gen(_int C_GPO1_INIT 6 0 8577(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPO2 -2 0 8578 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~124 0 8579(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO2_SIZE 7 0 8579 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPO2_INIT 6 0 8580(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPO3 -2 0 8581 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~125 0 8582(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO3_SIZE 8 0 8582 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPO3_INIT 6 0 8583(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPO4 -2 0 8584 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~126 0 8585(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO4_SIZE 9 0 8585 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPO4_INIT 6 0 8586(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPI1 -2 0 8589 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~127 0 8590(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI1_SIZE 10 0 8590 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI1_INTERRUPT -2 0 8591 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_GPI2 -2 0 8592 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~128 0 8593(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI2_SIZE 11 0 8593 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI2_INTERRUPT -2 0 8594 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_GPI3 -2 0 8595 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~129 0 8596(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI3_SIZE 12 0 8596 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI3_INTERRUPT -2 0 8597 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_GPI4 -2 0 8598 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1210 0 8599(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI4_SIZE 13 0 8599 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI4_INTERRUPT -2 0 8600 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 8603(_scalar (_to i 32 i 64))))
		(_gen(_int C_ADDR_WIDTH 14 0 8603 \32\ (_ent gms((i 32)))))
		(_gen(_int C_INTC_USE_EXT_INTR -2 0 8604 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 8605(_scalar (_to i 1 i 16))))
		(_gen(_int C_INTC_INTR_SIZE 15 0 8605 \1\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8606(_array -3((_dto i 15 i 0)))))
		(_gen(_int C_INTC_LEVEL_EDGE 16 0 8606(_ent(_string \"0000000000000000"\))))
		(_gen(_int C_INTC_POSITIVE 16 0 8607(_ent(_string \"0000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 8608(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTC_HAS_FAST 17 0 8608 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~5~to~64~12 0 8609(_scalar (_to i 5 i 64))))
		(_gen(_int C_INTC_ADDR_WIDTH 18 0 8609 \32\ (_ent((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8610(_array -3((_dto i 63 i 0)))))
		(_gen(_int C_INTC_BASE_VECTORS 19 0 8610(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
		(_gen(_int C_INTC_ASYNC_INTR 16 0 8611(_ent(_string \"1111111111111111"\))))
		(_type(_int ~INTEGER~range~0~to~7~12 0 8612(_scalar (_to i 0 i 7))))
		(_gen(_int C_INTC_NUM_SYNC_FF 20 0 8612 \2\ (_ent((i 2)))))
		(_port(_int Config_Reset -3 0 8616(_ent(_in((i 2))))))
		(_port(_int CLK -3 0 8617(_ent(_in))))
		(_port(_int Rst -3 0 8618(_ent(_in))))
		(_port(_int TMR_Rst -3 0 8619(_ent(_in))))
		(_port(_int TMR_Disable -3 0 8620(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1023~downto~0}~12 0 8623(_array -3((_dto i 1023 i 0)))))
		(_port(_int ToVote 21 0 8623(_ent(_out))))
		(_port(_int FromAVote 21 0 8624(_ent(_in))))
		(_port(_int FromBVote 21 0 8625(_ent(_in))))
		(_port(_int UART_Clk -3 0 8628(_ent(_in))))
		(_port(_int UART_Rst -3 0 8629(_ent(_in))))
		(_port(_int UART_Rx -3 0 8630(_ent(_in))))
		(_port(_int UART_Tx -3 0 8631(_ent(_out))))
		(_port(_int UART_Interrupt -3 0 8632(_ent(_out))))
		(_port(_int FIT1_Interrupt -3 0 8635(_ent(_out))))
		(_port(_int FIT1_Toggle -3 0 8636(_ent(_out))))
		(_port(_int FIT2_Interrupt -3 0 8637(_ent(_out))))
		(_port(_int FIT2_Toggle -3 0 8638(_ent(_out))))
		(_port(_int FIT3_Interrupt -3 0 8639(_ent(_out))))
		(_port(_int FIT3_Toggle -3 0 8640(_ent(_out))))
		(_port(_int FIT4_Interrupt -3 0 8641(_ent(_out))))
		(_port(_int FIT4_Toggle -3 0 8642(_ent(_out))))
		(_port(_int PIT1_Enable -3 0 8645(_ent(_in))))
		(_port(_int PIT1_Interrupt -3 0 8646(_ent(_out))))
		(_port(_int PIT1_Toggle -3 0 8647(_ent(_out))))
		(_port(_int PIT2_Enable -3 0 8648(_ent(_in))))
		(_port(_int PIT2_Interrupt -3 0 8649(_ent(_out))))
		(_port(_int PIT2_Toggle -3 0 8650(_ent(_out))))
		(_port(_int PIT3_Enable -3 0 8651(_ent(_in))))
		(_port(_int PIT3_Interrupt -3 0 8652(_ent(_out))))
		(_port(_int PIT3_Toggle -3 0 8653(_ent(_out))))
		(_port(_int PIT4_Enable -3 0 8654(_ent(_in))))
		(_port(_int PIT4_Interrupt -3 0 8655(_ent(_out))))
		(_port(_int PIT4_Toggle -3 0 8656(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO1_SIZE-1~downto~0}~12 0 8659(_array -3((_dto c 288 i 0)))))
		(_port(_int GPO1 22 0 8659(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO2_SIZE-1~downto~0}~12 0 8660(_array -3((_dto c 289 i 0)))))
		(_port(_int GPO2 23 0 8660(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO3_SIZE-1~downto~0}~12 0 8661(_array -3((_dto c 290 i 0)))))
		(_port(_int GPO3 24 0 8661(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO4_SIZE-1~downto~0}~12 0 8662(_array -3((_dto c 291 i 0)))))
		(_port(_int GPO4 25 0 8662(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI1_SIZE-1~downto~0}~12 0 8665(_array -3((_dto c 292 i 0)))))
		(_port(_int GPI1 26 0 8665(_ent(_in))))
		(_port(_int GPI1_Interrupt -3 0 8666(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI2_SIZE-1~downto~0}~12 0 8667(_array -3((_dto c 293 i 0)))))
		(_port(_int GPI2 27 0 8667(_ent(_in))))
		(_port(_int GPI2_Interrupt -3 0 8668(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI3_SIZE-1~downto~0}~12 0 8669(_array -3((_dto c 294 i 0)))))
		(_port(_int GPI3 28 0 8669(_ent(_in))))
		(_port(_int GPI3_Interrupt -3 0 8670(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI4_SIZE-1~downto~0}~12 0 8671(_array -3((_dto c 295 i 0)))))
		(_port(_int GPI4 29 0 8671(_ent(_in))))
		(_port(_int GPI4_Interrupt -3 0 8672(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INTC_INTR_SIZE-1~downto~0}~12 0 8675(_array -3((_dto c 296 i 0)))))
		(_port(_int INTC_Interrupt 30 0 8675(_ent(_in))))
		(_port(_int INTC_IRQ -3 0 8676(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8677(_array -3((_dto i 1 i 0)))))
		(_port(_int INTC_Processor_Ack 31 0 8677(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 8678(_array -3((_dto c 297 i 0)))))
		(_port(_int INTC_Interrupt_Address 32 0 8678(_ent(_out))))
		(_port(_int PIT1_Read -3 0 8681(_ent(_in))))
		(_port(_int PIT1_Write_Preload -3 0 8682(_ent(_in))))
		(_port(_int PIT1_Write_Ctrl -3 0 8683(_ent(_in))))
		(_port(_int PIT2_Read -3 0 8684(_ent(_in))))
		(_port(_int PIT2_Write_Preload -3 0 8685(_ent(_in))))
		(_port(_int PIT2_Write_Ctrl -3 0 8686(_ent(_in))))
		(_port(_int PIT3_Read -3 0 8687(_ent(_in))))
		(_port(_int PIT3_Write_Preload -3 0 8688(_ent(_in))))
		(_port(_int PIT3_Write_Ctrl -3 0 8689(_ent(_in))))
		(_port(_int PIT4_Read -3 0 8690(_ent(_in))))
		(_port(_int PIT4_Write_Preload -3 0 8691(_ent(_in))))
		(_port(_int PIT4_Write_Ctrl -3 0 8692(_ent(_in))))
		(_port(_int GPI1_Read -3 0 8693(_ent(_in))))
		(_port(_int GPI2_Read -3 0 8694(_ent(_in))))
		(_port(_int GPI3_Read -3 0 8695(_ent(_in))))
		(_port(_int GPI4_Read -3 0 8696(_ent(_in))))
		(_port(_int UART_TX_Write -3 0 8697(_ent(_in))))
		(_port(_int UART_Baud_Write -3 0 8698(_ent(_in))))
		(_port(_int GPO1_Write -3 0 8699(_ent(_in))))
		(_port(_int GPO2_Write -3 0 8700(_ent(_in))))
		(_port(_int GPO3_Write -3 0 8701(_ent(_in))))
		(_port(_int GPO4_Write -3 0 8702(_ent(_in))))
		(_port(_int UART_Status_Read -3 0 8703(_ent(_in))))
		(_port(_int UART_Status_Wait -3 0 8704(_ent(_out))))
		(_port(_int UART_Status_Ready -3 0 8705(_ent(_out))))
		(_port(_int UART_Rx_Read -3 0 8706(_ent(_in))))
		(_port(_int UART_Rx_Wait -3 0 8707(_ent(_out))))
		(_port(_int UART_Rx_Ready -3 0 8708(_ent(_out))))
		(_port(_int INTC_WRITE_CIAR -3 0 8709(_ent(_in))))
		(_port(_int INTC_WRITE_CIER -3 0 8710(_ent(_in))))
		(_port(_int INTC_WRITE_CIMR -3 0 8711(_ent(_in))))
		(_port(_int INTC_WRITE_CIVAR -3 0 8712(_ent(_in))))
		(_port(_int INTC_WRITE_CIVEAR -3 0 8713(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8714(_array -3((_dto i 4 i 0)))))
		(_port(_int INTC_CIVAR_ADDR 33 0 8714(_ent(_in))))
		(_port(_int INTC_READ_CISR -3 0 8715(_ent(_in))))
		(_port(_int INTC_READ_CIPR -3 0 8716(_ent(_in))))
		(_port(_int Write_Data 6 0 8717(_ent(_in))))
		(_port(_int Read_Data 6 0 8718(_ent(_out))))
		(_type(_int ~INTEGER~range~5~to~8~13 0 8744(_scalar (_to i 5 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 8762(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8773(_array -3((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 8823(_array -3((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~13 0 8835(_scalar (_to i 1 i 32))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1321 0 8836(_array -3((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~32~to~64~13 0 8870(_scalar (_to i 32 i 64))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1331 0 8871(_array -3((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 8875(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~5~to~64~13 0 8876(_scalar (_to i 5 i 64))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 8877(_scalar (_to i 0 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 8878(_array -3((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 8888(_array -3((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8895(_array -3((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 8917(_array -3((_dto i 31 i 0)))))
		(_cnst(_int \int2std{C_GPI4_INTERRUPT}\ -3 0 0(_int gms(_code 298))))
		(_cnst(_int \int2std{C_GPI3_INTERRUPT}\ -3 0 0(_int gms(_code 299))))
		(_cnst(_int \int2std{C_GPI2_INTERRUPT}\ -3 0 0(_int gms(_code 300))))
		(_cnst(_int \int2std{C_GPI1_INTERRUPT}\ -3 0 0(_int gms(_code 301))))
		(_cnst(_int \int2std{C_FIT4_INTERRUPT}\ -3 0 0(_int gms(_code 302))))
		(_cnst(_int \int2std{C_FIT3_INTERRUPT}\ -3 0 0(_int gms(_code 303))))
		(_cnst(_int \int2std{C_FIT2_INTERRUPT}\ -3 0 0(_int gms(_code 304))))
		(_cnst(_int \int2std{C_FIT1_INTERRUPT}\ -3 0 0(_int gms(_code 305))))
		(_cnst(_int \int2std{C_PIT4_INTERRUPT}\ -3 0 0(_int gms(_code 306))))
		(_cnst(_int \int2std{C_PIT3_INTERRUPT}\ -3 0 0(_int gms(_code 307))))
		(_cnst(_int \int2std{C_PIT2_INTERRUPT}\ -3 0 0(_int gms(_code 308))))
		(_cnst(_int \int2std{C_PIT1_INTERRUPT}\ -3 0 0(_int gms(_code 309))))
		(_cnst(_int \int2std{C_UART_RX_INTERRUPT}\ -3 0 0(_int gms(_code 310))))
		(_cnst(_int \int2std{C_UART_TX_INTERRUPT}\ -3 0 0(_int gms(_code 311))))
		(_cnst(_int \int2std{C_UART_ERROR_INTERRUPT}\ -3 0 0(_int gms(_code 312))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 8942(_array -3((_dto i 31 i 0)))))
		(_cnst(_int C_INTR_IMPL 49 0 8942(_arch gms(_code 313))))
		(_type(_int ~STRING~1343 0 8956(_array -4((_uto i 1 i 2147483647)))))
		(_cnst(_int C_USE_SRL16 50 0 8956(_arch gms(_code 314))))
		(_type(_int ~STRING~1344 0 8958(_array -4((_uto i 1 i 2147483647)))))
		(_cnst(_int C_USE_LUTRAM 51 0 8958(_arch gms(_code 315))))
		(_sig(_int reset -5 0 8961(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI1_SIZE-1~downto~0}~13 0 8965(_array -3((_dto c 316 i 0)))))
		(_sig(_int gpi1_in 52 0 8965(_arch(_uni))))
		(_sig(_int gpi1_interrupt_i -3 0 8966(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI2_SIZE-1~downto~0}~13 0 8967(_array -3((_dto c 317 i 0)))))
		(_sig(_int gpi2_in 53 0 8967(_arch(_uni))))
		(_sig(_int gpi2_interrupt_i -3 0 8968(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI3_SIZE-1~downto~0}~13 0 8969(_array -3((_dto c 318 i 0)))))
		(_sig(_int gpi3_in 54 0 8969(_arch(_uni))))
		(_sig(_int gpi3_interrupt_i -3 0 8970(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI4_SIZE-1~downto~0}~13 0 8971(_array -3((_dto c 319 i 0)))))
		(_sig(_int gpi4_in 55 0 8971(_arch(_uni))))
		(_sig(_int gpi4_interrupt_i -3 0 8972(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_UART_DATA_BITS-1~downto~0}~1346 0 8977(_array -3((_dto c 320 i 0)))))
		(_sig(_int uart_rx_data 56 0 8977(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1348 0 8978(_array -3((_dto i 7 i 0)))))
		(_sig(_int uart_status 57 0 8978(_arch(_uni))))
		(_sig(_int uart_rx_interrupt -3 0 8979(_arch(_uni))))
		(_sig(_int uart_tx_interrupt -3 0 8980(_arch(_uni))))
		(_sig(_int uart_error_interrupt -3 0 8981(_arch(_uni))))
		(_sig(_int fit1_interrupt_i -3 0 8986(_arch(_uni))))
		(_sig(_int fit2_interrupt_i -3 0 8987(_arch(_uni))))
		(_sig(_int fit3_interrupt_i -3 0 8988(_arch(_uni))))
		(_sig(_int fit4_interrupt_i -3 0 8989(_arch(_uni))))
		(_sig(_int pit1_interrupt_i -3 0 8994(_arch(_uni))))
		(_sig(_int pit1_count_en -3 0 8995(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PIT1_SIZE-1~downto~0}~13 0 8996(_array -3((_dto c 321 i 0)))))
		(_sig(_int pit1_data 58 0 8996(_arch(_uni))))
		(_sig(_int pit2_interrupt_i -3 0 8997(_arch(_uni))))
		(_sig(_int pit2_count_en -3 0 8998(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PIT2_SIZE-1~downto~0}~13 0 8999(_array -3((_dto c 322 i 0)))))
		(_sig(_int pit2_data 59 0 8999(_arch(_uni))))
		(_sig(_int pit3_interrupt_i -3 0 9000(_arch(_uni))))
		(_sig(_int pit3_count_en -3 0 9001(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PIT3_SIZE-1~downto~0}~13 0 9002(_array -3((_dto c 323 i 0)))))
		(_sig(_int pit3_data 60 0 9002(_arch(_uni))))
		(_sig(_int pit4_interrupt_i -3 0 9003(_arch(_uni))))
		(_sig(_int pit4_count_en -3 0 9004(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PIT4_SIZE-1~downto~0}~13 0 9005(_array -3((_dto c 324 i 0)))))
		(_sig(_int pit4_data 61 0 9005(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 9010(_array -3((_dto i 31 i 0)))))
		(_sig(_int intr 62 0 9010(_arch(_uni))))
		(_sig(_int intc_cisr 62 0 9011(_arch(_uni))))
		(_sig(_int intc_cipr 62 0 9012(_arch(_uni))))
		(_sig(_int config_reset_i -3 0 9015(_arch(_uni))))
		(_cnst(_int C_TMR_ONLY -8 0 9020(_arch gms(_code 325))))
		(_cnst(_int C_TMR_or_LOCKSTEP -8 0 9021(_arch gms(_code 326))))
		(_type(_int ~STD_LOGIC_VECTOR{VOTE_SIZE-1~downto~0}~13 0 9023(_array -3((_dto i 912 i 0)))))
		(_sig(_int ToVote_i 63 0 9023(_arch(_uni))))
		(_sig(_int FromAVote_i 63 0 9024(_arch(_uni))))
		(_sig(_int FromBVote_i 63 0 9025(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1381 0 9571(_array -3((_dto i 31 i 0)))))
		(_var(_int u1 64 0 9571(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1383 0 9572(_array -3((_dto i 31 i 0)))))
		(_var(_int u2 65 0 9572(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1385 0 9573(_array -3((_dto i 31 i 0)))))
		(_var(_int gi1 66 0 9573(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1387 0 9574(_array -3((_dto i 31 i 0)))))
		(_var(_int gi2 67 0 9574(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1389 0 9575(_array -3((_dto i 31 i 0)))))
		(_var(_int gi3 68 0 9575(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1391 0 9576(_array -3((_dto i 31 i 0)))))
		(_var(_int gi4 69 0 9576(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1393 0 9577(_array -3((_dto i 31 i 0)))))
		(_var(_int pi1 70 0 9577(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1395 0 9578(_array -3((_dto i 31 i 0)))))
		(_var(_int pi2 71 0 9578(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1397 0 9579(_array -3((_dto i 31 i 0)))))
		(_var(_int pi3 72 0 9579(_prcs 35)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1399 0 9580(_array -3((_dto i 31 i 0)))))
		(_var(_int pi4 73 0 9580(_prcs 35)))
		(_prcs
			(line__9044(_arch 7 0 9044(_assignment(_trgt(87))(_sens(2)))))
			(line__9046(_arch 8 0 9046(_assignment(_trgt(120))(_sens(0)(2)))))
			(line__9127(_arch 9 0 9127(_assignment(_alias((FIT1_Interrupt)(fit1_interrupt_i)))(_simpleassign BUF)(_trgt(13))(_sens(101)))))
			(line__9150(_arch 10 0 9150(_assignment(_alias((FIT2_Interrupt)(fit2_interrupt_i)))(_simpleassign BUF)(_trgt(15))(_sens(102)))))
			(line__9173(_arch 11 0 9173(_assignment(_alias((FIT3_Interrupt)(fit3_interrupt_i)))(_simpleassign BUF)(_trgt(17))(_sens(103)))))
			(line__9196(_arch 12 0 9196(_assignment(_alias((FIT4_Interrupt)(fit4_interrupt_i)))(_simpleassign BUF)(_trgt(19))(_sens(104)))))
			(line__9202(_arch 13 0 9202(_assignment(_trgt(106))(_sens(101)(102)(103)(104)(108)(111)(114)(21)))))
			(line__9239(_arch 14 0 9239(_assignment(_alias((PIT1_Interrupt)(pit1_interrupt_i)))(_simpleassign BUF)(_trgt(22))(_sens(105)))))
			(line__9241(_arch 15 0 9241(_assignment(_trgt(109))(_sens(101)(102)(103)(104)(105)(111)(114)(24)))))
			(line__9278(_arch 16 0 9278(_assignment(_alias((PIT2_Interrupt)(pit2_interrupt_i)))(_simpleassign BUF)(_trgt(25))(_sens(108)))))
			(line__9280(_arch 17 0 9280(_assignment(_trgt(112))(_sens(101)(102)(103)(104)(105)(108)(114)(27)))))
			(line__9317(_arch 18 0 9317(_assignment(_alias((PIT3_Interrupt)(pit3_interrupt_i)))(_simpleassign BUF)(_trgt(28))(_sens(111)))))
			(line__9319(_arch 19 0 9319(_assignment(_trgt(115))(_sens(101)(102)(103)(104)(105)(108)(111)(30)))))
			(line__9356(_arch 20 0 9356(_assignment(_alias((PIT4_Interrupt)(pit4_interrupt_i)))(_simpleassign BUF)(_trgt(31))(_sens(114)))))
			(line__9451(_arch 21 0 9451(_assignment(_alias((GPI1_Interrupt)(gpi1_interrupt_i)))(_simpleassign BUF)(_trgt(38))(_sens(89)))))
			(line__9467(_arch 22 0 9467(_assignment(_alias((GPI2_Interrupt)(gpi2_interrupt_i)))(_simpleassign BUF)(_trgt(40))(_sens(91)))))
			(line__9483(_arch 23 0 9483(_assignment(_alias((GPI3_Interrupt)(gpi3_interrupt_i)))(_simpleassign BUF)(_trgt(42))(_sens(93)))))
			(line__9499(_arch 24 0 9499(_assignment(_alias((GPI4_Interrupt)(gpi4_interrupt_i)))(_simpleassign BUF)(_trgt(44))(_sens(95)))))
			(line__9509(_arch 26 0 9509(_assignment(_trgt(117(_range 327)))(_sens(45)))))
			(line__9510(_arch 27 0 9510(_assignment(_trgt(117(15))))))
			(line__9511(_arch 28 0 9511(_assignment(_alias((intr(14))(gpi4_interrupt_i)))(_trgt(117(14)))(_sens(95)))))
			(line__9512(_arch 29 0 9512(_assignment(_alias((intr(13))(gpi3_interrupt_i)))(_trgt(117(13)))(_sens(93)))))
			(line__9513(_arch 30 0 9513(_assignment(_alias((intr(12))(gpi2_interrupt_i)))(_trgt(117(12)))(_sens(91)))))
			(line__9514(_arch 31 0 9514(_assignment(_alias((intr(11))(gpi1_interrupt_i)))(_trgt(117(11)))(_sens(89)))))
			(line__9515(_arch 32 0 9515(_assignment(_alias((intr(10))(fit4_interrupt_i)))(_trgt(117(10)))(_sens(104)))))
			(line__9516(_arch 33 0 9516(_assignment(_alias((intr(9))(fit3_interrupt_i)))(_trgt(117(9)))(_sens(103)))))
			(line__9517(_arch 34 0 9517(_assignment(_alias((intr(8))(fit2_interrupt_i)))(_trgt(117(8)))(_sens(102)))))
			(line__9518(_arch 35 0 9518(_assignment(_alias((intr(7))(fit1_interrupt_i)))(_trgt(117(7)))(_sens(101)))))
			(line__9519(_arch 36 0 9519(_assignment(_alias((intr(6))(pit4_interrupt_i)))(_trgt(117(6)))(_sens(114)))))
			(line__9520(_arch 37 0 9520(_assignment(_alias((intr(5))(pit3_interrupt_i)))(_trgt(117(5)))(_sens(111)))))
			(line__9521(_arch 38 0 9521(_assignment(_alias((intr(4))(pit2_interrupt_i)))(_trgt(117(4)))(_sens(108)))))
			(line__9522(_arch 39 0 9522(_assignment(_alias((intr(3))(pit1_interrupt_i)))(_trgt(117(3)))(_sens(105)))))
			(line__9523(_arch 40 0 9523(_assignment(_alias((intr(2))(uart_rx_interrupt)))(_trgt(117(2)))(_sens(98)))))
			(line__9524(_arch 41 0 9524(_assignment(_alias((intr(1))(uart_tx_interrupt)))(_trgt(117(1)))(_sens(99)))))
			(line__9525(_arch 42 0 9525(_assignment(_alias((intr(0))(uart_error_interrupt)))(_trgt(117(0)))(_sens(100)))))
			(Simple_OR_Mux(_arch 43 0 9569(_prcs(_simple)(_trgt(86))(_sens(118)(119)(88)(90)(92)(94)(96)(97)(107)(110)(113)(116)))))
		)
		(_subprogram
			(_int int2std 44 0 8907(_arch(_func -3 -2)))
			(_int INTR_IMPLEMENTED 45 0 8916(_arch(_func)))
			(_int bool_to_string 46 0 8947(_arch(_func -7 -5)))
		)
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(0 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(1 STRING)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext iomodule_v3_1_8.IOModule_Vote_Pkg.VOTE_SIZE(3 VOTE_SIZE)))
	)
	(_use(.(iomodule_funcs))(std(standard))(ieee(std_logic_1164))(.(IOModule_Vote_Pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(7562617)
		(28526)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . IMP 328 -1)
)
V 000044 55 1979          1702630151363 imp
(_unit VHDL(pselect_mask 0 9726(imp 0 9741))
	(_version vf1)
	(_time 1702630151364 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code 1c1a1b1a4c4b4d0a4b4809464e1b18194a1a481a1d)
	(_ent
		(_time 1702630151361)
	)
	(_object
		(_gen(_int C_AW -1 0 9729 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~12 0 9730(_array -2((_to i 0 i 63)))))
		(_gen(_int C_BAR 0 0 9730(_ent(_string \"0000000000000000000000000000000000000000000000100000000000000000"\))))
		(_gen(_int C_MASK 0 0 9731(_ent(_string \"0000000000000000000000000000000000000000000001111100000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AW-1}~12 0 9734(_array -2((_to i 0 c 4)))))
		(_port(_int A 1 0 9734(_ent(_in))))
		(_port(_int Valid -2 0 9735(_ent(_in))))
		(_port(_int CS -2 0 9736(_ent(_out))))
		(_cnst(_int Nr -1 0 9763(_arch gms(_code 5))))
		(_cnst(_int Use_CIN -5 0 9764(_arch gms(_code 6))))
		(_cnst(_int AB -1 0 9765(_arch gms(_code 7))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~AB}~13 0 9767(_array -2((_to i 0 c 8)))))
		(_sig(_int A_Bus 2 0 9767(_arch(_uni))))
		(_sig(_int BAR 2 0 9768(_arch(_uni))))
		(_var(_int tmp -4 0 9776(_prcs 0)))
		(_prcs
			(Make_Busses(_arch 0 0 9775(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__9794(_arch 1 0 9794(_assignment(_trgt(2))(_sens(1)(3)(4)))))
		)
		(_subprogram
			(_int Nr_Of_Ones 2 0 9743(_arch(_func -4 -3)))
			(_int fix_AB 3 0 9754(_arch(_func)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . imp 9 -1)
)
V 000044 55 57175         1702630151369 IMP
(_unit VHDL(iomodule 0 9894(imp 0 10105))
	(_version vf1)
	(_time 1702630151370 2023.12.15 09:49:11)
	(_source(\../../../../../../edatools/Xilinx/Vivado/2022.1/data/ip/xilinx/iomodule_v3_1/hdl/iomodule_v3_1_vh_rfs.vhd\))
	(_parameters tan)
	(_code 262128227671263070242221337c242023202f20702072)
	(_ent
		(_time 1702630151367)
	)
	(_comp
		(pselect_mask
			(_object
				(_gen(_int C_AW -2 0 10314(_ent((i 32)))))
				(_gen(_int C_BAR 71 0 10315(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_gen(_int C_MASK 71 0 10316(_ent(_string \"0000000000000000000000000000000000000000100000000000000000000000"\))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AW-1}~13 0 10318(_array -3((_to i 0 c 76)))))
				(_port(_int A 108 0 10318(_ent (_in))))
				(_port(_int CS -3 0 10319(_ent (_out))))
				(_port(_int Valid -3 0 10320(_ent (_in))))
			)
		)
		(Iomodule_core
			(_object
				(_gen(_int C_TARGET -4 0 10109(_ent)))
				(_gen(_int C_FREQ -2 0 10110(_ent((i 100000000)))))
				(_gen(_int C_USE_CONFIG_RESET -2 0 10111(_ent((i 0)))))
				(_gen(_int C_AVOID_PRIMITIVES -2 0 10112(_ent((i 0)))))
				(_gen(_int C_TMR -2 0 10113(_ent((i 0)))))
				(_gen(_int C_USE_TMR_DISABLE -2 0 10114(_ent((i 0)))))
				(_gen(_int C_USE_UART_RX -2 0 10117(_ent)))
				(_gen(_int C_USE_UART_TX -2 0 10118(_ent)))
				(_gen(_int C_UART_BAUDRATE -2 0 10119(_ent)))
				(_gen(_int C_UART_DATA_BITS 47 0 10120(_ent)))
				(_gen(_int C_UART_USE_PARITY -2 0 10121(_ent)))
				(_gen(_int C_UART_ODD_PARITY -2 0 10122(_ent)))
				(_gen(_int C_UART_RX_INTERRUPT -2 0 10123(_ent)))
				(_gen(_int C_UART_TX_INTERRUPT -2 0 10124(_ent)))
				(_gen(_int C_UART_ERROR_INTERRUPT -2 0 10125(_ent)))
				(_gen(_int C_UART_PROG_BAUDRATE -2 0 10126(_ent)))
				(_gen(_int C_UART_FREQ -2 0 10127(_ent)))
				(_gen(_int C_UART_ASYNC -2 0 10128(_ent)))
				(_gen(_int C_UART_NUM_SYNC_FF -2 0 10129(_ent)))
				(_gen(_int C_USE_FIT1 -2 0 10132(_ent)))
				(_gen(_int C_FIT1_No_CLOCKS -2 0 10133(_ent)))
				(_gen(_int C_FIT1_INTERRUPT -2 0 10134(_ent)))
				(_gen(_int C_USE_FIT2 -2 0 10135(_ent)))
				(_gen(_int C_FIT2_No_CLOCKS -2 0 10136(_ent)))
				(_gen(_int C_FIT2_INTERRUPT -2 0 10137(_ent)))
				(_gen(_int C_USE_FIT3 -2 0 10138(_ent)))
				(_gen(_int C_FIT3_No_CLOCKS -2 0 10139(_ent)))
				(_gen(_int C_FIT3_INTERRUPT -2 0 10140(_ent)))
				(_gen(_int C_USE_FIT4 -2 0 10141(_ent)))
				(_gen(_int C_FIT4_No_CLOCKS -2 0 10142(_ent)))
				(_gen(_int C_FIT4_INTERRUPT -2 0 10143(_ent)))
				(_gen(_int C_USE_PIT1 -2 0 10146(_ent)))
				(_gen(_int C_PIT1_SIZE -2 0 10147(_ent)))
				(_gen(_int C_PIT1_READABLE -2 0 10148(_ent)))
				(_gen(_int C_PIT1_PRESCALER 48 0 10149(_ent)))
				(_gen(_int C_PIT1_INTERRUPT -2 0 10150(_ent)))
				(_gen(_int C_USE_PIT2 -2 0 10151(_ent)))
				(_gen(_int C_PIT2_SIZE -2 0 10152(_ent)))
				(_gen(_int C_PIT2_READABLE -2 0 10153(_ent)))
				(_gen(_int C_PIT2_PRESCALER 49 0 10154(_ent)))
				(_gen(_int C_PIT2_INTERRUPT -2 0 10155(_ent)))
				(_gen(_int C_USE_PIT3 -2 0 10156(_ent)))
				(_gen(_int C_PIT3_SIZE -2 0 10157(_ent)))
				(_gen(_int C_PIT3_READABLE -2 0 10158(_ent)))
				(_gen(_int C_PIT3_PRESCALER 50 0 10159(_ent)))
				(_gen(_int C_PIT3_INTERRUPT -2 0 10160(_ent)))
				(_gen(_int C_USE_PIT4 -2 0 10161(_ent)))
				(_gen(_int C_PIT4_SIZE -2 0 10162(_ent)))
				(_gen(_int C_PIT4_READABLE -2 0 10163(_ent)))
				(_gen(_int C_PIT4_PRESCALER 51 0 10164(_ent)))
				(_gen(_int C_PIT4_INTERRUPT -2 0 10165(_ent)))
				(_gen(_int C_USE_GPO1 -2 0 10168(_ent((i 0)))))
				(_gen(_int C_GPO1_SIZE 52 0 10169(_ent((i 32)))))
				(_gen(_int C_GPO1_INIT 53 0 10170(_ent((_others(i 2))))))
				(_gen(_int C_USE_GPO2 -2 0 10171(_ent((i 0)))))
				(_gen(_int C_GPO2_SIZE 54 0 10172(_ent((i 32)))))
				(_gen(_int C_GPO2_INIT 53 0 10173(_ent((_others(i 2))))))
				(_gen(_int C_USE_GPO3 -2 0 10174(_ent((i 0)))))
				(_gen(_int C_GPO3_SIZE 55 0 10175(_ent((i 32)))))
				(_gen(_int C_GPO3_INIT 53 0 10176(_ent((_others(i 2))))))
				(_gen(_int C_USE_GPO4 -2 0 10177(_ent((i 0)))))
				(_gen(_int C_GPO4_SIZE 56 0 10178(_ent((i 32)))))
				(_gen(_int C_GPO4_INIT 53 0 10179(_ent((_others(i 2))))))
				(_gen(_int C_USE_GPI1 -2 0 10182(_ent((i 0)))))
				(_gen(_int C_GPI1_SIZE 57 0 10183(_ent((i 32)))))
				(_gen(_int C_GPI1_INTERRUPT -2 0 10184(_ent((i 0)))))
				(_gen(_int C_USE_GPI2 -2 0 10185(_ent((i 0)))))
				(_gen(_int C_GPI2_SIZE 58 0 10186(_ent((i 32)))))
				(_gen(_int C_GPI2_INTERRUPT -2 0 10187(_ent((i 0)))))
				(_gen(_int C_USE_GPI3 -2 0 10188(_ent((i 0)))))
				(_gen(_int C_GPI3_SIZE 59 0 10189(_ent((i 32)))))
				(_gen(_int C_GPI3_INTERRUPT -2 0 10190(_ent((i 0)))))
				(_gen(_int C_USE_GPI4 -2 0 10191(_ent((i 0)))))
				(_gen(_int C_GPI4_SIZE 60 0 10192(_ent((i 32)))))
				(_gen(_int C_GPI4_INTERRUPT -2 0 10193(_ent((i 0)))))
				(_gen(_int C_ADDR_WIDTH 61 0 10196(_ent)))
				(_gen(_int C_INTC_USE_EXT_INTR -2 0 10197(_ent)))
				(_gen(_int C_INTC_INTR_SIZE 62 0 10198(_ent)))
				(_gen(_int C_INTC_LEVEL_EDGE 63 0 10199(_ent)))
				(_gen(_int C_INTC_POSITIVE 63 0 10200(_ent)))
				(_gen(_int C_INTC_HAS_FAST 64 0 10201(_ent)))
				(_gen(_int C_INTC_ADDR_WIDTH 65 0 10202(_ent)))
				(_gen(_int C_INTC_BASE_VECTORS 66 0 10203(_ent)))
				(_gen(_int C_INTC_ASYNC_INTR 63 0 10204(_ent(_string \"1111111111111111"\))))
				(_gen(_int C_INTC_NUM_SYNC_FF 67 0 10205(_ent)))
				(_port(_int Config_Reset -3 0 10207(_ent (_in((i 2))))))
				(_port(_int CLK -3 0 10208(_ent (_in))))
				(_port(_int Rst -3 0 10209(_ent (_in))))
				(_port(_int TMR_Rst -3 0 10210(_ent (_in))))
				(_port(_int TMR_Disable -3 0 10211(_ent (_in))))
				(_port(_int ToVote 68 0 10214(_ent (_out))))
				(_port(_int FromAVote 68 0 10215(_ent (_in))))
				(_port(_int FromBVote 68 0 10216(_ent (_in))))
				(_port(_int UART_Clk -3 0 10219(_ent (_in))))
				(_port(_int UART_Rst -3 0 10220(_ent (_in))))
				(_port(_int UART_Rx -3 0 10221(_ent (_in))))
				(_port(_int UART_Tx -3 0 10222(_ent (_out))))
				(_port(_int UART_Interrupt -3 0 10223(_ent (_out))))
				(_port(_int FIT1_Interrupt -3 0 10226(_ent (_out))))
				(_port(_int FIT1_Toggle -3 0 10227(_ent (_out))))
				(_port(_int FIT2_Interrupt -3 0 10228(_ent (_out))))
				(_port(_int FIT2_Toggle -3 0 10229(_ent (_out))))
				(_port(_int FIT3_Interrupt -3 0 10230(_ent (_out))))
				(_port(_int FIT3_Toggle -3 0 10231(_ent (_out))))
				(_port(_int FIT4_Interrupt -3 0 10232(_ent (_out))))
				(_port(_int FIT4_Toggle -3 0 10233(_ent (_out))))
				(_port(_int PIT1_Enable -3 0 10236(_ent (_in))))
				(_port(_int PIT1_Interrupt -3 0 10237(_ent (_out))))
				(_port(_int PIT1_Toggle -3 0 10238(_ent (_out))))
				(_port(_int PIT2_Enable -3 0 10239(_ent (_in))))
				(_port(_int PIT2_Interrupt -3 0 10240(_ent (_out))))
				(_port(_int PIT2_Toggle -3 0 10241(_ent (_out))))
				(_port(_int PIT3_Enable -3 0 10242(_ent (_in))))
				(_port(_int PIT3_Interrupt -3 0 10243(_ent (_out))))
				(_port(_int PIT3_Toggle -3 0 10244(_ent (_out))))
				(_port(_int PIT4_Enable -3 0 10245(_ent (_in))))
				(_port(_int PIT4_Interrupt -3 0 10246(_ent (_out))))
				(_port(_int PIT4_Toggle -3 0 10247(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPO1_SIZE-1~downto~0}~13 0 10250(_array -3((_dto c 77 i 0)))))
				(_port(_int GPO1 108 0 10250(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPO2_SIZE-1~downto~0}~13 0 10251(_array -3((_dto c 78 i 0)))))
				(_port(_int GPO2 109 0 10251(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPO3_SIZE-1~downto~0}~13 0 10252(_array -3((_dto c 79 i 0)))))
				(_port(_int GPO3 110 0 10252(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPO4_SIZE-1~downto~0}~13 0 10253(_array -3((_dto c 80 i 0)))))
				(_port(_int GPO4 111 0 10253(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI1_SIZE-1~downto~0}~13 0 10256(_array -3((_dto c 81 i 0)))))
				(_port(_int GPI1 112 0 10256(_ent (_in))))
				(_port(_int GPI1_Interrupt -3 0 10257(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI2_SIZE-1~downto~0}~13 0 10258(_array -3((_dto c 82 i 0)))))
				(_port(_int GPI2 113 0 10258(_ent (_in))))
				(_port(_int GPI2_Interrupt -3 0 10259(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI3_SIZE-1~downto~0}~13 0 10260(_array -3((_dto c 83 i 0)))))
				(_port(_int GPI3 114 0 10260(_ent (_in))))
				(_port(_int GPI3_Interrupt -3 0 10261(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_GPI4_SIZE-1~downto~0}~13 0 10262(_array -3((_dto c 84 i 0)))))
				(_port(_int GPI4 115 0 10262(_ent (_in))))
				(_port(_int GPI4_Interrupt -3 0 10263(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_INTC_INTR_SIZE-1~downto~0}~13 0 10266(_array -3((_dto c 85 i 0)))))
				(_port(_int INTC_Interrupt 116 0 10266(_ent (_in))))
				(_port(_int INTC_IRQ -3 0 10267(_ent (_out))))
				(_port(_int INTC_Processor_Ack 69 0 10268(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 10269(_array -3((_dto c 86 i 0)))))
				(_port(_int INTC_Interrupt_Address 117 0 10269(_ent (_out))))
				(_port(_int PIT1_Read -3 0 10272(_ent (_in))))
				(_port(_int PIT1_Write_Preload -3 0 10273(_ent (_in))))
				(_port(_int PIT1_Write_Ctrl -3 0 10274(_ent (_in))))
				(_port(_int PIT2_Read -3 0 10275(_ent (_in))))
				(_port(_int PIT2_Write_Preload -3 0 10276(_ent (_in))))
				(_port(_int PIT2_Write_Ctrl -3 0 10277(_ent (_in))))
				(_port(_int PIT3_Read -3 0 10278(_ent (_in))))
				(_port(_int PIT3_Write_Preload -3 0 10279(_ent (_in))))
				(_port(_int PIT3_Write_Ctrl -3 0 10280(_ent (_in))))
				(_port(_int PIT4_Read -3 0 10281(_ent (_in))))
				(_port(_int PIT4_Write_Preload -3 0 10282(_ent (_in))))
				(_port(_int PIT4_Write_Ctrl -3 0 10283(_ent (_in))))
				(_port(_int GPI1_Read -3 0 10284(_ent (_in))))
				(_port(_int GPI2_Read -3 0 10285(_ent (_in))))
				(_port(_int GPI3_Read -3 0 10286(_ent (_in))))
				(_port(_int GPI4_Read -3 0 10287(_ent (_in))))
				(_port(_int UART_TX_Write -3 0 10288(_ent (_in))))
				(_port(_int UART_Baud_Write -3 0 10289(_ent (_in))))
				(_port(_int GPO1_Write -3 0 10290(_ent (_in))))
				(_port(_int GPO2_Write -3 0 10291(_ent (_in))))
				(_port(_int GPO3_Write -3 0 10292(_ent (_in))))
				(_port(_int GPO4_Write -3 0 10293(_ent (_in))))
				(_port(_int UART_Status_Read -3 0 10294(_ent (_in))))
				(_port(_int UART_Status_Wait -3 0 10295(_ent (_out))))
				(_port(_int UART_Status_Ready -3 0 10296(_ent (_out))))
				(_port(_int UART_Rx_Read -3 0 10297(_ent (_in))))
				(_port(_int UART_Rx_Wait -3 0 10298(_ent (_out))))
				(_port(_int UART_Rx_Ready -3 0 10299(_ent (_out))))
				(_port(_int INTC_WRITE_CIAR -3 0 10300(_ent (_in))))
				(_port(_int INTC_WRITE_CIER -3 0 10301(_ent (_in))))
				(_port(_int INTC_WRITE_CIMR -3 0 10302(_ent (_in))))
				(_port(_int INTC_WRITE_CIVAR -3 0 10303(_ent (_in))))
				(_port(_int INTC_WRITE_CIVEAR -3 0 10304(_ent (_in))))
				(_port(_int INTC_CIVAR_ADDR 70 0 10305(_ent (_in))))
				(_port(_int INTC_READ_CISR -3 0 10306(_ent (_in))))
				(_port(_int INTC_READ_CIPR -3 0 10307(_ent (_in))))
				(_port(_int Write_Data 53 0 10308(_ent (_in))))
				(_port(_int Read_Data 53 0 10309(_ent (_out))))
			)
		)
	)
	(_inst pselect_mask_reg 0 10457(_comp pselect_mask)
		(_gen
			((C_AW)(_code 87))
			((C_BAR)(_code 88))
			((C_MASK)(_code 89))
		)
		(_port
			((A)(LMB_ABus))
			((CS)(lmb_reg_select))
			((Valid)(One))
		)
		(_use(_ent . pselect_mask)
			(_gen
				((C_AW)(_code 90))
				((C_BAR)(_code 91))
				((C_MASK)(_code 92))
			)
			(_port
				((A)(A))
				((Valid)(Valid))
				((CS)(CS))
			)
		)
	)
	(_generate Using_IO_Bus 0 10495(_if 93)
		(_inst pselect_mask_io 0 10502(_comp pselect_mask)
			(_gen
				((C_AW)(_code 94))
				((C_BAR)(_code 95))
				((C_MASK)(_code 96))
			)
			(_port
				((A)(LMB_ABus))
				((CS)(lmb_io_select))
				((Valid)(One))
			)
			(_use(_ent . pselect_mask)
				(_gen
					((C_AW)(_code 97))
					((C_BAR)(_code 98))
					((C_MASK)(_code 99))
				)
				(_port
					((A)(A))
					((Valid)(Valid))
					((CS)(CS))
				)
			)
		)
		(_object
			(_sig(_int io_read_keep -3 0 10497(_arch(_uni))))
			(_prcs
				(AccessIO(_arch 3 0 10512(_prcs(_trgt(8)(9)(10)(11)(12)(13)(73)(132))(_sens(0)(60)(61)(62)(63)(64)(65)(1)(3)(17)(72))(_dssslsensitivity 1))))
				(ReadyReg(_arch 4 0 10545(_prcs(_trgt(78))(_sens(0)(17)(73)(131))(_dssslsensitivity 1))))
				(ReadDataReg(_arch 5 0 10556(_prcs(_trgt(79)(80)(81))(_sens(0)(14)(15)(16)(17)(131)(132))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate Not_Using_IO_Bus 0 10579(_if 100)
		(_object
			(_prcs
				(line__10580(_arch 6 0 10580(_assignment(_alias((io_ready_Q)(_string \"0"\)))(_trgt(78)))))
				(line__10581(_arch 7 0 10581(_assignment(_trgt(79)))))
				(line__10582(_arch 8 0 10582(_assignment(_alias((io_bus_ue)(_string \"0"\)))(_trgt(80)))))
				(line__10583(_arch 9 0 10583(_assignment(_alias((io_bus_ce)(_string \"0"\)))(_trgt(81)))))
				(line__10584(_arch 10 0 10584(_assignment(_alias((lmb_io_select)(_string \"0"\)))(_trgt(72)))))
				(line__10585(_arch 11 0 10585(_assignment(_alias((lmb_io_select_keep)(_string \"0"\)))(_trgt(73)))))
				(line__10586(_arch 12 0 10586(_assignment(_alias((IO_Addr_Strobe)(_string \"0"\)))(_trgt(8)))))
				(line__10587(_arch 13 0 10587(_assignment(_alias((IO_Read_Strobe)(_string \"0"\)))(_trgt(9)))))
				(line__10588(_arch 14 0 10588(_assignment(_alias((IO_Write_Strobe)(_string \"0"\)))(_trgt(10)))))
				(line__10589(_arch 15 0 10589(_assignment(_trgt(11)))))
				(line__10590(_arch 16 0 10590(_assignment(_trgt(12)))))
				(line__10591(_arch 17 0 10591(_assignment(_trgt(13)))))
			)
		)
	)
	(_generate Sl_DBus_LMB_Protocol_0 0 10597(_if 101)
		(_object
			(_prcs
				(line__10599(_arch 18 0 10599(_assignment(_trgt(66(t_0_31)))(_sens(79(d_31_0))(120(d_31_0))))))
				(line__10600(_arch 19 0 10600(_assignment(_alias((Sl_UE)(io_bus_ue)))(_simpleassign BUF)(_trgt(69))(_sens(80)))))
				(line__10601(_arch 20 0 10601(_assignment(_alias((Sl_CE)(io_bus_ce)))(_simpleassign BUF)(_trgt(70))(_sens(81)))))
			)
		)
	)
	(_generate Sl_DBus_LMB_Protocol_1 0 10607(_if 102)
		(_object
			(_prcs
				(Sl_DBus_DFF(_arch 21 0 10609(_prcs(_trgt(66(t_0_31))(66)(69)(70))(_sens(0)(79(d_31_0))(80)(81)(120(d_31_0))(131))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate Using_Fast 0 10666(_if 103)
		(_object
			(_prcs
				(line__10668(_arch 53 0 10668(_assignment(_trgt(115))(_sens(74(1))(77)))))
				(line__10669(_arch 54 0 10669(_assignment(_alias((intc_write_civear)(_string \"0"\)))(_trgt(116)))))
				(line__10670(_arch 55 0 10670(_assignment(_alias((wen)(lmb_abus_Q(1))))(_simpleassign "not")(_trgt(82))(_sens(74(1))))))
				(line__10671(_arch 56 0 10671(_assignment(_alias((regaddr)(lmb_abus_Q(t_2_6))))(_trgt(83))(_sens(74(t_2_6))))))
			)
		)
		(_part (74(1))
		)
	)
	(_generate Using_Fast_AE 0 10674(_if 104)
		(_object
			(_prcs
				(line__10676(_arch 57 0 10676(_assignment(_trgt(115))(_sens(74(6))(74(1))(74(0))(77)))))
				(line__10678(_arch 58 0 10678(_assignment(_trgt(116))(_sens(74(6))(74(0))(77)))))
				(line__10679(_arch 59 0 10679(_assignment(_trgt(82))(_sens(74(1))(74(0))))))
				(line__10680(_arch 60 0 10680(_assignment(_trgt(83))(_sens(74(t_1_5))(74(0))(74(t_2_6))))))
			)
		)
	)
	(_generate Not_Using_Fast 0 10684(_if 105)
		(_object
			(_prcs
				(line__10686(_arch 61 0 10686(_assignment(_alias((intc_write_civar)(_string \"0"\)))(_trgt(115)))))
				(line__10687(_arch 62 0 10687(_assignment(_alias((intc_write_civear)(_string \"0"\)))(_trgt(116)))))
				(line__10688(_arch 63 0 10688(_assignment(_alias((wen)(_string \"1"\)))(_trgt(82)))))
				(line__10689(_arch 64 0 10689(_assignment(_alias((regaddr)(lmb_abus_Q(t_2_6))))(_trgt(83))(_sens(74(t_2_6))))))
			)
		)
	)
	(_inst IOModule_Core_I1 0 10693(_comp Iomodule_core)
		(_gen
			((C_TARGET)(_code 106))
			((C_FREQ)(_code 107))
			((C_USE_CONFIG_RESET)(_code 108))
			((C_AVOID_PRIMITIVES)(_code 109))
			((C_TMR)(_code 110))
			((C_USE_TMR_DISABLE)(_code 111))
			((C_USE_UART_RX)(_code 112))
			((C_USE_UART_TX)(_code 113))
			((C_UART_BAUDRATE)(_code 114))
			((C_UART_DATA_BITS)(_code 115))
			((C_UART_USE_PARITY)(_code 116))
			((C_UART_ODD_PARITY)(_code 117))
			((C_UART_RX_INTERRUPT)(_code 118))
			((C_UART_TX_INTERRUPT)(_code 119))
			((C_UART_ERROR_INTERRUPT)(_code 120))
			((C_UART_PROG_BAUDRATE)(_code 121))
			((C_UART_FREQ)(_code 122))
			((C_UART_ASYNC)(_code 123))
			((C_UART_NUM_SYNC_FF)(_code 124))
			((C_USE_FIT1)(_code 125))
			((C_FIT1_No_CLOCKS)(_code 126))
			((C_FIT1_INTERRUPT)(_code 127))
			((C_USE_FIT2)(_code 128))
			((C_FIT2_No_CLOCKS)(_code 129))
			((C_FIT2_INTERRUPT)(_code 130))
			((C_USE_FIT3)(_code 131))
			((C_FIT3_No_CLOCKS)(_code 132))
			((C_FIT3_INTERRUPT)(_code 133))
			((C_USE_FIT4)(_code 134))
			((C_FIT4_No_CLOCKS)(_code 135))
			((C_FIT4_INTERRUPT)(_code 136))
			((C_USE_PIT1)(_code 137))
			((C_PIT1_SIZE)(_code 138))
			((C_PIT1_READABLE)(_code 139))
			((C_PIT1_PRESCALER)(_code 140))
			((C_PIT1_INTERRUPT)(_code 141))
			((C_USE_PIT2)(_code 142))
			((C_PIT2_SIZE)(_code 143))
			((C_PIT2_READABLE)(_code 144))
			((C_PIT2_PRESCALER)(_code 145))
			((C_PIT2_INTERRUPT)(_code 146))
			((C_USE_PIT3)(_code 147))
			((C_PIT3_SIZE)(_code 148))
			((C_PIT3_READABLE)(_code 149))
			((C_PIT3_PRESCALER)(_code 150))
			((C_PIT3_INTERRUPT)(_code 151))
			((C_USE_PIT4)(_code 152))
			((C_PIT4_SIZE)(_code 153))
			((C_PIT4_READABLE)(_code 154))
			((C_PIT4_PRESCALER)(_code 155))
			((C_PIT4_INTERRUPT)(_code 156))
			((C_USE_GPO1)(_code 157))
			((C_GPO1_SIZE)(_code 158))
			((C_GPO1_INIT)(_code 159))
			((C_USE_GPO2)(_code 160))
			((C_GPO2_SIZE)(_code 161))
			((C_GPO2_INIT)(_code 162))
			((C_USE_GPO3)(_code 163))
			((C_GPO3_SIZE)(_code 164))
			((C_GPO3_INIT)(_code 165))
			((C_USE_GPO4)(_code 166))
			((C_GPO4_SIZE)(_code 167))
			((C_GPO4_INIT)(_code 168))
			((C_USE_GPI1)(_code 169))
			((C_GPI1_SIZE)(_code 170))
			((C_GPI1_INTERRUPT)(_code 171))
			((C_USE_GPI2)(_code 172))
			((C_GPI2_SIZE)(_code 173))
			((C_GPI2_INTERRUPT)(_code 174))
			((C_USE_GPI3)(_code 175))
			((C_GPI3_SIZE)(_code 176))
			((C_GPI3_INTERRUPT)(_code 177))
			((C_USE_GPI4)(_code 178))
			((C_GPI4_SIZE)(_code 179))
			((C_GPI4_INTERRUPT)(_code 180))
			((C_ADDR_WIDTH)(_code 181))
			((C_INTC_USE_EXT_INTR)(_code 182))
			((C_INTC_INTR_SIZE)(_code 183))
			((C_INTC_LEVEL_EDGE)(_code 184))
			((C_INTC_POSITIVE)(_code 185))
			((C_INTC_HAS_FAST)(_code 186))
			((C_INTC_ADDR_WIDTH)(_code 187))
			((C_INTC_BASE_VECTORS)(_code 188))
			((C_INTC_ASYNC_INTR)(_code 189))
			((C_INTC_NUM_SYNC_FF)(_code 190))
		)
		(_port
			((Config_Reset)(Config_Reset))
			((CLK)(CLK))
			((Rst)(Rst))
			((TMR_Rst)(TMR_Rst))
			((TMR_Disable)(TMR_Disable))
			((ToVote)(ToVote))
			((FromAVote)(FromAVote))
			((FromBVote)(FromBVote))
			((UART_Clk)(UART_Clk))
			((UART_Rst)(UART_Rst))
			((UART_Rx)(UART_Rx))
			((UART_Tx)(UART_Tx))
			((UART_Interrupt)(UART_Interrupt))
			((FIT1_Interrupt)(fit1_interrupt_i))
			((FIT1_Toggle)(FIT1_Toggle))
			((FIT2_Interrupt)(fit2_interrupt_i))
			((FIT2_Toggle)(FIT2_Toggle))
			((FIT3_Interrupt)(fit3_interrupt_i))
			((FIT3_Toggle)(FIT3_Toggle))
			((FIT4_Interrupt)(fit4_interrupt_i))
			((FIT4_Toggle)(FIT4_Toggle))
			((PIT1_Enable)(PIT1_Enable))
			((PIT1_Interrupt)(pit1_interrupt_i))
			((PIT1_Toggle)(PIT1_Toggle))
			((PIT2_Enable)(PIT2_Enable))
			((PIT2_Interrupt)(pit2_interrupt_i))
			((PIT2_Toggle)(PIT2_Toggle))
			((PIT3_Enable)(PIT3_Enable))
			((PIT3_Interrupt)(pit3_interrupt_i))
			((PIT3_Toggle)(PIT3_Toggle))
			((PIT4_Enable)(PIT4_Enable))
			((PIT4_Interrupt)(pit4_interrupt_i))
			((PIT4_Toggle)(PIT4_Toggle))
			((GPO1)(GPO1))
			((GPO2)(GPO2))
			((GPO3)(GPO3))
			((GPO4)(GPO4))
			((GPI1)(GPI1))
			((GPI1_Interrupt)(GPI1_Interrupt))
			((GPI2)(GPI2))
			((GPI2_Interrupt)(GPI2_Interrupt))
			((GPI3)(GPI3))
			((GPI3_Interrupt)(GPI3_Interrupt))
			((GPI4)(GPI4))
			((GPI4_Interrupt)(GPI4_Interrupt))
			((INTC_Interrupt)(INTC_Interrupt))
			((INTC_IRQ)(intc_irq_i))
			((INTC_Processor_Ack)(INTC_Processor_Ack))
			((INTC_Interrupt_Address)(INTC_Interrupt_Address))
			((PIT1_Read)(pit1_read))
			((PIT1_Write_Preload)(pit1_write_preload))
			((PIT1_Write_Ctrl)(pit1_write_ctrl))
			((PIT2_Read)(pit2_read))
			((PIT2_Write_Preload)(pit2_write_preload))
			((PIT2_Write_Ctrl)(pit2_write_ctrl))
			((PIT3_Read)(pit3_read))
			((PIT3_Write_Preload)(pit3_write_preload))
			((PIT3_Write_Ctrl)(pit3_write_ctrl))
			((PIT4_Read)(pit4_read))
			((PIT4_Write_Preload)(pit4_write_preload))
			((PIT4_Write_Ctrl)(pit4_write_ctrl))
			((GPI1_Read)(gpi1_read))
			((GPI2_Read)(gpi2_read))
			((GPI3_Read)(gpi3_read))
			((GPI4_Read)(gpi4_read))
			((UART_TX_Write)(uart_tx_write))
			((UART_Baud_Write)(uart_baud_write))
			((GPO1_Write)(gpo1_write))
			((GPO2_Write)(gpo2_write))
			((GPO3_Write)(gpo3_write))
			((GPO4_Write)(gpo4_write))
			((UART_Status_Read)(uart_status_read))
			((UART_Status_Wait)(uart_status_wait))
			((UART_Status_Ready)(uart_status_ready))
			((UART_Rx_Read)(uart_rx_read))
			((UART_Rx_Wait)(uart_rx_wait))
			((UART_Rx_Ready)(uart_rx_ready))
			((INTC_WRITE_CIAR)(intc_write_ciar))
			((INTC_WRITE_CIER)(intc_write_cier))
			((INTC_WRITE_CIMR)(intc_write_cimr))
			((INTC_WRITE_CIVAR)(intc_write_civar))
			((INTC_WRITE_CIVEAR)(intc_write_civear))
			((INTC_CIVAR_ADDR)(regaddr))
			((INTC_READ_CISR)(intc_read_cisr))
			((INTC_READ_CIPR)(intc_read_cipr))
			((Write_Data)(write_data))
			((Read_Data)(io_reg_read_data))
		)
		(_use(_ent . Iomodule_core)
			(_gen
				((C_TARGET)(_code 191))
				((C_FREQ)(_code 192))
				((C_USE_CONFIG_RESET)(_code 193))
				((C_AVOID_PRIMITIVES)(_code 194))
				((C_TMR)(_code 195))
				((C_USE_TMR_DISABLE)(_code 196))
				((C_USE_UART_RX)(_code 197))
				((C_USE_UART_TX)(_code 198))
				((C_UART_BAUDRATE)(_code 199))
				((C_UART_DATA_BITS)(_code 200))
				((C_UART_USE_PARITY)(_code 201))
				((C_UART_ODD_PARITY)(_code 202))
				((C_UART_RX_INTERRUPT)(_code 203))
				((C_UART_TX_INTERRUPT)(_code 204))
				((C_UART_ERROR_INTERRUPT)(_code 205))
				((C_UART_PROG_BAUDRATE)(_code 206))
				((C_UART_FREQ)(_code 207))
				((C_UART_ASYNC)(_code 208))
				((C_UART_NUM_SYNC_FF)(_code 209))
				((C_USE_FIT1)(_code 210))
				((C_FIT1_No_CLOCKS)(_code 211))
				((C_FIT1_INTERRUPT)(_code 212))
				((C_USE_FIT2)(_code 213))
				((C_FIT2_No_CLOCKS)(_code 214))
				((C_FIT2_INTERRUPT)(_code 215))
				((C_USE_FIT3)(_code 216))
				((C_FIT3_No_CLOCKS)(_code 217))
				((C_FIT3_INTERRUPT)(_code 218))
				((C_USE_FIT4)(_code 219))
				((C_FIT4_No_CLOCKS)(_code 220))
				((C_FIT4_INTERRUPT)(_code 221))
				((C_USE_PIT1)(_code 222))
				((C_PIT1_SIZE)(_code 223))
				((C_PIT1_READABLE)(_code 224))
				((C_PIT1_PRESCALER)(_code 225))
				((C_PIT1_INTERRUPT)(_code 226))
				((C_USE_PIT2)(_code 227))
				((C_PIT2_SIZE)(_code 228))
				((C_PIT2_READABLE)(_code 229))
				((C_PIT2_PRESCALER)(_code 230))
				((C_PIT2_INTERRUPT)(_code 231))
				((C_USE_PIT3)(_code 232))
				((C_PIT3_SIZE)(_code 233))
				((C_PIT3_READABLE)(_code 234))
				((C_PIT3_PRESCALER)(_code 235))
				((C_PIT3_INTERRUPT)(_code 236))
				((C_USE_PIT4)(_code 237))
				((C_PIT4_SIZE)(_code 238))
				((C_PIT4_READABLE)(_code 239))
				((C_PIT4_PRESCALER)(_code 240))
				((C_PIT4_INTERRUPT)(_code 241))
				((C_USE_GPO1)(_code 242))
				((C_GPO1_SIZE)(_code 243))
				((C_GPO1_INIT)(_code 244))
				((C_USE_GPO2)(_code 245))
				((C_GPO2_SIZE)(_code 246))
				((C_GPO2_INIT)(_code 247))
				((C_USE_GPO3)(_code 248))
				((C_GPO3_SIZE)(_code 249))
				((C_GPO3_INIT)(_code 250))
				((C_USE_GPO4)(_code 251))
				((C_GPO4_SIZE)(_code 252))
				((C_GPO4_INIT)(_code 253))
				((C_USE_GPI1)(_code 254))
				((C_GPI1_SIZE)(_code 255))
				((C_GPI1_INTERRUPT)(_code 256))
				((C_USE_GPI2)(_code 257))
				((C_GPI2_SIZE)(_code 258))
				((C_GPI2_INTERRUPT)(_code 259))
				((C_USE_GPI3)(_code 260))
				((C_GPI3_SIZE)(_code 261))
				((C_GPI3_INTERRUPT)(_code 262))
				((C_USE_GPI4)(_code 263))
				((C_GPI4_SIZE)(_code 264))
				((C_GPI4_INTERRUPT)(_code 265))
				((C_ADDR_WIDTH)(_code 266))
				((C_INTC_USE_EXT_INTR)(_code 267))
				((C_INTC_INTR_SIZE)(_code 268))
				((C_INTC_LEVEL_EDGE)(_code 269))
				((C_INTC_POSITIVE)(_code 270))
				((C_INTC_HAS_FAST)(_code 271))
				((C_INTC_ADDR_WIDTH)(_code 272))
				((C_INTC_BASE_VECTORS)(_code 273))
				((C_INTC_ASYNC_INTR)(_code 274))
				((C_INTC_NUM_SYNC_FF)(_code 275))
			)
			(_port
				((Config_Reset)(Config_Reset))
				((CLK)(CLK))
				((Rst)(Rst))
				((TMR_Rst)(TMR_Rst))
				((TMR_Disable)(TMR_Disable))
				((ToVote)(ToVote))
				((FromAVote)(FromAVote))
				((FromBVote)(FromBVote))
				((UART_Clk)(UART_Clk))
				((UART_Rst)(UART_Rst))
				((UART_Rx)(UART_Rx))
				((UART_Tx)(UART_Tx))
				((UART_Interrupt)(UART_Interrupt))
				((FIT1_Interrupt)(FIT1_Interrupt))
				((FIT1_Toggle)(FIT1_Toggle))
				((FIT2_Interrupt)(FIT2_Interrupt))
				((FIT2_Toggle)(FIT2_Toggle))
				((FIT3_Interrupt)(FIT3_Interrupt))
				((FIT3_Toggle)(FIT3_Toggle))
				((FIT4_Interrupt)(FIT4_Interrupt))
				((FIT4_Toggle)(FIT4_Toggle))
				((PIT1_Enable)(PIT1_Enable))
				((PIT1_Interrupt)(PIT1_Interrupt))
				((PIT1_Toggle)(PIT1_Toggle))
				((PIT2_Enable)(PIT2_Enable))
				((PIT2_Interrupt)(PIT2_Interrupt))
				((PIT2_Toggle)(PIT2_Toggle))
				((PIT3_Enable)(PIT3_Enable))
				((PIT3_Interrupt)(PIT3_Interrupt))
				((PIT3_Toggle)(PIT3_Toggle))
				((PIT4_Enable)(PIT4_Enable))
				((PIT4_Interrupt)(PIT4_Interrupt))
				((PIT4_Toggle)(PIT4_Toggle))
				((GPO1)(GPO1))
				((GPO2)(GPO2))
				((GPO3)(GPO3))
				((GPO4)(GPO4))
				((GPI1)(GPI1))
				((GPI1_Interrupt)(GPI1_Interrupt))
				((GPI2)(GPI2))
				((GPI2_Interrupt)(GPI2_Interrupt))
				((GPI3)(GPI3))
				((GPI3_Interrupt)(GPI3_Interrupt))
				((GPI4)(GPI4))
				((GPI4_Interrupt)(GPI4_Interrupt))
				((INTC_Interrupt)(INTC_Interrupt))
				((INTC_IRQ)(INTC_IRQ))
				((INTC_Processor_Ack)(INTC_Processor_Ack))
				((INTC_Interrupt_Address)(INTC_Interrupt_Address))
				((PIT1_Read)(PIT1_Read))
				((PIT1_Write_Preload)(PIT1_Write_Preload))
				((PIT1_Write_Ctrl)(PIT1_Write_Ctrl))
				((PIT2_Read)(PIT2_Read))
				((PIT2_Write_Preload)(PIT2_Write_Preload))
				((PIT2_Write_Ctrl)(PIT2_Write_Ctrl))
				((PIT3_Read)(PIT3_Read))
				((PIT3_Write_Preload)(PIT3_Write_Preload))
				((PIT3_Write_Ctrl)(PIT3_Write_Ctrl))
				((PIT4_Read)(PIT4_Read))
				((PIT4_Write_Preload)(PIT4_Write_Preload))
				((PIT4_Write_Ctrl)(PIT4_Write_Ctrl))
				((GPI1_Read)(GPI1_Read))
				((GPI2_Read)(GPI2_Read))
				((GPI3_Read)(GPI3_Read))
				((GPI4_Read)(GPI4_Read))
				((UART_TX_Write)(UART_TX_Write))
				((UART_Baud_Write)(UART_Baud_Write))
				((GPO1_Write)(GPO1_Write))
				((GPO2_Write)(GPO2_Write))
				((GPO3_Write)(GPO3_Write))
				((GPO4_Write)(GPO4_Write))
				((UART_Status_Read)(UART_Status_Read))
				((UART_Status_Wait)(UART_Status_Wait))
				((UART_Status_Ready)(UART_Status_Ready))
				((UART_Rx_Read)(UART_Rx_Read))
				((UART_Rx_Wait)(UART_Rx_Wait))
				((UART_Rx_Ready)(UART_Rx_Ready))
				((INTC_WRITE_CIAR)(INTC_WRITE_CIAR))
				((INTC_WRITE_CIER)(INTC_WRITE_CIER))
				((INTC_WRITE_CIMR)(INTC_WRITE_CIMR))
				((INTC_WRITE_CIVAR)(INTC_WRITE_CIVAR))
				((INTC_WRITE_CIVEAR)(INTC_WRITE_CIVEAR))
				((INTC_CIVAR_ADDR)(INTC_CIVAR_ADDR))
				((INTC_READ_CISR)(INTC_READ_CISR))
				((INTC_READ_CIPR)(INTC_READ_CIPR))
				((Write_Data)(Write_Data))
				((Read_Data)(Read_Data))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 9896(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 9896(_ent(_string \"Virtex7"\))))
		(_gen(_int C_FREQ -2 0 9897 \100000000\ (_ent((i 100000000)))))
		(_type(_int ~STRING~121 0 9898(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 1 0 9898(_ent(_string \"iomodule"\))))
		(_gen(_int C_USE_CONFIG_RESET -2 0 9899 \0\ (_ent((i 0)))))
		(_gen(_int C_AVOID_PRIMITIVES -2 0 9900 \0\ (_ent((i 0)))))
		(_gen(_int C_TMR -2 0 9901 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_TMR_DISABLE -2 0 9902 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~12 0 9905(_array -3((_to i 0 i 63)))))
		(_gen(_int C_HIGHADDR 2 0 9905(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
		(_gen(_int C_BASEADDR 2 0 9906(_ent(_string \"1111111111111111111111111111111111111111111111111111111111111111"\))))
		(_gen(_int C_MASK 2 0 9907(_ent(_string \"1111111111111111111111111111111111111111111111111111111111111111"\))))
		(_gen(_int C_IO_HIGHADDR 2 0 9908(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
		(_gen(_int C_IO_BASEADDR 2 0 9909(_ent(_string \"1111111111111111111111111111111111111111111111111111111111111111"\))))
		(_gen(_int C_IO_MASK 2 0 9910(_ent(_string \"1111111111111111111111111111111111111111111111111111111111111111"\))))
		(_gen(_int C_LMB_AWIDTH -2 0 9911 \32\ (_ent gms((i 32)))))
		(_gen(_int C_LMB_DWIDTH -2 0 9912 \32\ (_ent gms((i 32)))))
		(_gen(_int C_LMB_PROTOCOL -2 0 9913 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_IO_BUS -2 0 9916 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USE_UART_RX -2 0 9919 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_UART_TX -2 0 9920 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_BAUDRATE -2 0 9921 \9600\ (_ent((i 9600)))))
		(_type(_int ~INTEGER~range~5~to~8~12 0 9922(_scalar (_to i 5 i 8))))
		(_gen(_int C_UART_DATA_BITS 3 0 9922 \8\ (_ent((i 8)))))
		(_gen(_int C_UART_USE_PARITY -2 0 9923 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_ODD_PARITY -2 0 9924 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_RX_INTERRUPT -2 0 9925 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_TX_INTERRUPT -2 0 9926 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_ERROR_INTERRUPT -2 0 9927 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_PROG_BAUDRATE -2 0 9928 \0\ (_ent((i 0)))))
		(_gen(_int C_UART_FREQ -2 0 9929 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_UART_ASYNC -2 0 9930 \0\ (_ent gms((i 0)))))
		(_gen(_int C_UART_NUM_SYNC_FF -2 0 9931 \2\ (_ent((i 2)))))
		(_gen(_int C_USE_FIT1 -2 0 9934 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT1_No_CLOCKS -2 0 9935 \6216\ (_ent((i 6216)))))
		(_gen(_int C_FIT1_INTERRUPT -2 0 9936 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_FIT2 -2 0 9937 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT2_No_CLOCKS -2 0 9938 \6216\ (_ent((i 6216)))))
		(_gen(_int C_FIT2_INTERRUPT -2 0 9939 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_FIT3 -2 0 9940 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT3_No_CLOCKS -2 0 9941 \6216\ (_ent((i 6216)))))
		(_gen(_int C_FIT3_INTERRUPT -2 0 9942 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_FIT4 -2 0 9943 \0\ (_ent((i 0)))))
		(_gen(_int C_FIT4_No_CLOCKS -2 0 9944 \6216\ (_ent((i 6216)))))
		(_gen(_int C_FIT4_INTERRUPT -2 0 9945 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_PIT1 -2 0 9948 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 9949(_scalar (_to i 1 i 32))))
		(_gen(_int C_PIT1_SIZE 4 0 9949 \32\ (_ent((i 32)))))
		(_gen(_int C_PIT1_READABLE -2 0 9950 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~12 0 9951(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT1_PRESCALER 5 0 9951 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT1_INTERRUPT -2 0 9952 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_PIT2 -2 0 9953 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~122 0 9954(_scalar (_to i 1 i 32))))
		(_gen(_int C_PIT2_SIZE 6 0 9954 \32\ (_ent((i 32)))))
		(_gen(_int C_PIT2_READABLE -2 0 9955 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~123 0 9956(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT2_PRESCALER 7 0 9956 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT2_INTERRUPT -2 0 9957 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_PIT3 -2 0 9958 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~124 0 9959(_scalar (_to i 1 i 32))))
		(_gen(_int C_PIT3_SIZE 8 0 9959 \32\ (_ent((i 32)))))
		(_gen(_int C_PIT3_READABLE -2 0 9960 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~125 0 9961(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT3_PRESCALER 9 0 9961 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT3_INTERRUPT -2 0 9962 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_PIT4 -2 0 9963 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~126 0 9964(_scalar (_to i 1 i 32))))
		(_gen(_int C_PIT4_SIZE 10 0 9964 \32\ (_ent((i 32)))))
		(_gen(_int C_PIT4_READABLE -2 0 9965 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~9~127 0 9966(_scalar (_to i 0 i 9))))
		(_gen(_int C_PIT4_PRESCALER 11 0 9966 \0\ (_ent((i 0)))))
		(_gen(_int C_PIT4_INTERRUPT -2 0 9967 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_GPO1 -2 0 9970 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~128 0 9971(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO1_SIZE 12 0 9971 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9972(_array -3((_dto i 31 i 0)))))
		(_gen(_int C_GPO1_INIT 13 0 9972(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPO2 -2 0 9973 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~129 0 9974(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO2_SIZE 14 0 9974 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPO2_INIT 13 0 9975(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPO3 -2 0 9976 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1210 0 9977(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO3_SIZE 15 0 9977 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPO3_INIT 13 0 9978(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPO4 -2 0 9979 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1211 0 9980(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPO4_SIZE 16 0 9980 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPO4_INIT 13 0 9981(_ent((_others(i 2))))))
		(_gen(_int C_USE_GPI1 -2 0 9984 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1212 0 9985(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI1_SIZE 17 0 9985 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI1_INTERRUPT -2 0 9986 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_GPI2 -2 0 9987 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1213 0 9988(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI2_SIZE 18 0 9988 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI2_INTERRUPT -2 0 9989 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_GPI3 -2 0 9990 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1214 0 9991(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI3_SIZE 19 0 9991 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI3_INTERRUPT -2 0 9992 \0\ (_ent((i 0)))))
		(_gen(_int C_USE_GPI4 -2 0 9993 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~1215 0 9994(_scalar (_to i 1 i 32))))
		(_gen(_int C_GPI4_SIZE 20 0 9994 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GPI4_INTERRUPT -2 0 9995 \0\ (_ent((i 0)))))
		(_gen(_int C_INTC_USE_EXT_INTR -2 0 9998 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 9999(_scalar (_to i 1 i 16))))
		(_gen(_int C_INTC_INTR_SIZE 21 0 9999 \1\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10000(_array -3((_dto i 15 i 0)))))
		(_gen(_int C_INTC_LEVEL_EDGE 22 0 10000(_ent(_string \"0000000000000000"\))))
		(_gen(_int C_INTC_POSITIVE 22 0 10001(_ent(_string \"1111111111111111"\))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 10002(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTC_HAS_FAST 23 0 10002 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~5~to~64~12 0 10003(_scalar (_to i 5 i 64))))
		(_gen(_int C_INTC_ADDR_WIDTH 24 0 10003 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 10004(_array -3((_dto i 63 i 0)))))
		(_gen(_int C_INTC_BASE_VECTORS 25 0 10004(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
		(_gen(_int C_INTC_ASYNC_INTR 22 0 10005(_ent(_string \"1111111111111111"\))))
		(_type(_int ~INTEGER~range~0~to~7~12 0 10006(_scalar (_to i 0 i 7))))
		(_gen(_int C_INTC_NUM_SYNC_FF 26 0 10006 \2\ (_ent((i 2)))))
		(_port(_int Clk -3 0 10009(_ent(_in)(_event))))
		(_port(_int Rst -3 0 10010(_ent(_in))))
		(_port(_int Config_Reset -3 0 10011(_ent(_in((i 2))))))
		(_port(_int TMR_Rst -3 0 10012(_ent(_in))))
		(_port(_int TMR_Disable -3 0 10013(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1023~downto~0}~12 0 10016(_array -3((_dto i 1023 i 0)))))
		(_port(_int ToVote 27 0 10016(_ent(_out))))
		(_port(_int FromAVote 27 0 10017(_ent(_in))))
		(_port(_int FromBVote 27 0 10018(_ent(_in))))
		(_port(_int IO_Addr_Strobe -3 0 10021(_ent(_out))))
		(_port(_int IO_Read_Strobe -3 0 10022(_ent(_out))))
		(_port(_int IO_Write_Strobe -3 0 10023(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_LMB_AWIDTH-1~downto~0}~12 0 10024(_array -3((_dto c 276 i 0)))))
		(_port(_int IO_Address 28 0 10024(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_LMB_DWIDTH/8-1}~downto~0}~12 0 10025(_array -3((_dto c 277 i 0)))))
		(_port(_int IO_Byte_Enable 29 0 10025(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_LMB_DWIDTH-1~downto~0}~12 0 10026(_array -3((_dto c 278 i 0)))))
		(_port(_int IO_Write_Data 30 0 10026(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_LMB_DWIDTH-1~downto~0}~1217 0 10027(_array -3((_dto c 279 i 0)))))
		(_port(_int IO_Read_Data 31 0 10027(_ent(_in))))
		(_port(_int IO_UE -3 0 10028(_ent(_in((i 2))))))
		(_port(_int IO_CE -3 0 10029(_ent(_in((i 2))))))
		(_port(_int IO_Ready -3 0 10030(_ent(_in))))
		(_port(_int UART_Clk -3 0 10033(_ent(_in))))
		(_port(_int UART_Rst -3 0 10034(_ent(_in))))
		(_port(_int UART_Rx -3 0 10035(_ent(_in))))
		(_port(_int UART_Tx -3 0 10036(_ent(_out))))
		(_port(_int UART_Interrupt -3 0 10037(_ent(_out))))
		(_port(_int FIT1_Interrupt -3 0 10040(_ent(_out))))
		(_port(_int FIT1_Toggle -3 0 10041(_ent(_out))))
		(_port(_int FIT2_Interrupt -3 0 10042(_ent(_out))))
		(_port(_int FIT2_Toggle -3 0 10043(_ent(_out))))
		(_port(_int FIT3_Interrupt -3 0 10044(_ent(_out))))
		(_port(_int FIT3_Toggle -3 0 10045(_ent(_out))))
		(_port(_int FIT4_Interrupt -3 0 10046(_ent(_out))))
		(_port(_int FIT4_Toggle -3 0 10047(_ent(_out))))
		(_port(_int PIT1_Enable -3 0 10050(_ent(_in))))
		(_port(_int PIT1_Interrupt -3 0 10051(_ent(_out))))
		(_port(_int PIT1_Toggle -3 0 10052(_ent(_out))))
		(_port(_int PIT2_Enable -3 0 10053(_ent(_in))))
		(_port(_int PIT2_Interrupt -3 0 10054(_ent(_out))))
		(_port(_int PIT2_Toggle -3 0 10055(_ent(_out))))
		(_port(_int PIT3_Enable -3 0 10056(_ent(_in))))
		(_port(_int PIT3_Interrupt -3 0 10057(_ent(_out))))
		(_port(_int PIT3_Toggle -3 0 10058(_ent(_out))))
		(_port(_int PIT4_Enable -3 0 10059(_ent(_in))))
		(_port(_int PIT4_Interrupt -3 0 10060(_ent(_out))))
		(_port(_int PIT4_Toggle -3 0 10061(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO1_SIZE-1~downto~0}~12 0 10064(_array -3((_dto c 280 i 0)))))
		(_port(_int GPO1 32 0 10064(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO2_SIZE-1~downto~0}~12 0 10065(_array -3((_dto c 281 i 0)))))
		(_port(_int GPO2 33 0 10065(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO3_SIZE-1~downto~0}~12 0 10066(_array -3((_dto c 282 i 0)))))
		(_port(_int GPO3 34 0 10066(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO4_SIZE-1~downto~0}~12 0 10067(_array -3((_dto c 283 i 0)))))
		(_port(_int GPO4 35 0 10067(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI1_SIZE-1~downto~0}~12 0 10070(_array -3((_dto c 284 i 0)))))
		(_port(_int GPI1 36 0 10070(_ent(_in))))
		(_port(_int GPI1_Interrupt -3 0 10071(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI2_SIZE-1~downto~0}~12 0 10072(_array -3((_dto c 285 i 0)))))
		(_port(_int GPI2 37 0 10072(_ent(_in))))
		(_port(_int GPI2_Interrupt -3 0 10073(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI3_SIZE-1~downto~0}~12 0 10074(_array -3((_dto c 286 i 0)))))
		(_port(_int GPI3 38 0 10074(_ent(_in))))
		(_port(_int GPI3_Interrupt -3 0 10075(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPI4_SIZE-1~downto~0}~12 0 10076(_array -3((_dto c 287 i 0)))))
		(_port(_int GPI4 39 0 10076(_ent(_in))))
		(_port(_int GPI4_Interrupt -3 0 10077(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INTC_INTR_SIZE-1~downto~0}~12 0 10080(_array -3((_dto c 288 i 0)))))
		(_port(_int INTC_Interrupt 40 0 10080(_ent(_in))))
		(_port(_int INTC_IRQ -3 0 10081(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10082(_array -3((_dto i 1 i 0)))))
		(_port(_int INTC_Processor_Ack 41 0 10082(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_INTC_ADDR_WIDTH+31}/64}*{C_INTC_ADDR_WIDTH-32}+31~downto~0}~12 0 10083(_array -3((_dto c 289 i 0)))))
		(_port(_int INTC_Interrupt_Address 42 0 10083(_ent(_out))))
		(_port(_int INTC_IRQ_OUT -3 0 10084(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_LMB_AWIDTH-1}~12 0 10087(_array -3((_to i 0 c 290)))))
		(_port(_int LMB_ABus 43 0 10087(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_LMB_DWIDTH-1}~12 0 10088(_array -3((_to i 0 c 291)))))
		(_port(_int LMB_WriteDBus 44 0 10088(_ent(_in))))
		(_port(_int LMB_AddrStrobe -3 0 10089(_ent(_in))))
		(_port(_int LMB_ReadStrobe -3 0 10090(_ent(_in))))
		(_port(_int LMB_WriteStrobe -3 0 10091(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_LMB_DWIDTH/8-1}}~12 0 10092(_array -3((_to i 0 c 292)))))
		(_port(_int LMB_BE 45 0 10092(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_LMB_DWIDTH-1}~1219 0 10093(_array -3((_to i 0 c 293)))))
		(_port(_int Sl_DBus 46 0 10093(_ent(_out))))
		(_port(_int Sl_Ready -3 0 10094(_ent(_out))))
		(_port(_int Sl_Wait -3 0 10095(_ent(_out))))
		(_port(_int Sl_UE -3 0 10096(_ent(_out))))
		(_port(_int Sl_CE -3 0 10097(_ent(_out))))
		(_type(_int ~INTEGER~range~5~to~8~13 0 10120(_scalar (_to i 5 i 8))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 10149(_scalar (_to i 0 i 9))))
		(_type(_int ~INTEGER~range~0~to~9~131 0 10154(_scalar (_to i 0 i 9))))
		(_type(_int ~INTEGER~range~0~to~9~132 0 10159(_scalar (_to i 0 i 9))))
		(_type(_int ~INTEGER~range~0~to~9~133 0 10164(_scalar (_to i 0 i 9))))
		(_type(_int ~INTEGER~range~1~to~32~13 0 10169(_scalar (_to i 1 i 32))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10170(_array -3((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~134 0 10172(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~1~to~32~135 0 10175(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~1~to~32~136 0 10178(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~1~to~32~137 0 10183(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~1~to~32~138 0 10186(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~1~to~32~139 0 10189(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~1~to~32~1310 0 10192(_scalar (_to i 1 i 32))))
		(_type(_int ~INTEGER~range~32~to~64~13 0 10196(_scalar (_to i 32 i 64))))
		(_type(_int ~INTEGER~range~1~to~16~13 0 10198(_scalar (_to i 1 i 16))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 10199(_array -3((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 10201(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~5~to~64~13 0 10202(_scalar (_to i 5 i 64))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 10203(_array -3((_dto i 63 i 0)))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 10205(_scalar (_to i 0 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{1023~downto~0}~13 0 10214(_array -3((_dto i 1023 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 10268(_array -3((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10305(_array -3((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~13 0 10315(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_INTC_HAS_AE -2 0 10333(_arch gms(_code 294))))
		(_cnst(_int C_ADDR_WIDTH -6 0 10334(_arch gms(_code 295))))
		(_cnst(_int C_TARGET -4 0 10337(_arch gms(_code 296))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 10340(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_UART_RX 72 0 10340(_arch(_string \"00000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1312 0 10341(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_UART_TX 73 0 10341(_arch(_string \"00001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1314 0 10342(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_UART_STATUS 74 0 10342(_arch(_string \"00010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1316 0 10343(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_IRQ_MODE 75 0 10343(_arch(_string \"00011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1318 0 10344(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPO1 76 0 10344(_arch(_string \"00100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1320 0 10345(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPO2 77 0 10345(_arch(_string \"00101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1322 0 10346(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPO3 78 0 10346(_arch(_string \"00110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1324 0 10347(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPO4 79 0 10347(_arch(_string \"00111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1326 0 10348(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPI1 80 0 10348(_arch(_string \"01000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1328 0 10349(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPI2 81 0 10349(_arch(_string \"01001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1330 0 10350(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPI3 82 0 10350(_arch(_string \"01010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1332 0 10351(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_GPI4 83 0 10351(_arch(_string \"01011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1334 0 10352(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_IRQ_STATUS 84 0 10352(_arch(_string \"01100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1336 0 10353(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_IRQ_PENDING 85 0 10353(_arch(_string \"01101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1338 0 10354(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_IRQ_ENABLE 86 0 10354(_arch(_string \"01110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1340 0 10355(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_IRQ_ACK 87 0 10355(_arch(_string \"01111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1342 0 10356(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT1_PRELOAD 88 0 10356(_arch(_string \"10000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1344 0 10357(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT1_COUNTER 89 0 10357(_arch(_string \"10001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1346 0 10358(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT1_CONTROL 90 0 10358(_arch(_string \"10010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1348 0 10359(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_UART_BAUD 91 0 10359(_arch(_string \"10011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1350 0 10360(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT2_PRELOAD 92 0 10360(_arch(_string \"10100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1352 0 10361(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT2_COUNTER 93 0 10361(_arch(_string \"10101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1354 0 10362(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT2_CONTROL 94 0 10362(_arch(_string \"10110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1356 0 10363(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_SPARE2 95 0 10363(_arch(_string \"10111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1358 0 10364(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT3_PRELOAD 96 0 10364(_arch(_string \"11000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1360 0 10365(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT3_COUNTER 97 0 10365(_arch(_string \"11001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1362 0 10366(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT3_CONTROL 98 0 10366(_arch(_string \"11010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1364 0 10367(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_SPARE3 99 0 10367(_arch(_string \"11011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1366 0 10368(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT4_PRELOAD 100 0 10368(_arch(_string \"11100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1368 0 10369(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT4_COUNTER 101 0 10369(_arch(_string \"11101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1370 0 10370(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_PIT4_CONTROL 102 0 10370(_arch(_string \"11110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1372 0 10371(_array -3((_to i 0 i 4)))))
		(_cnst(_int C_SPARE4 103 0 10371(_arch(_string \"11111"\))))
		(_sig(_int lmb_reg_select -3 0 10373(_arch(_uni))))
		(_sig(_int lmb_io_select -3 0 10374(_arch(_uni))))
		(_sig(_int lmb_io_select_keep -3 0 10375(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2-C_INTC_HAS_FAST-C_INTC_HAS_AE~to~6}~13 0 10376(_array -3((_to c 297 i 6)))))
		(_sig(_int lmb_abus_Q 104 0 10376(_arch(_uni))))
		(_sig(_int lmb_reg_read -3 0 10377(_arch(_uni))))
		(_sig(_int lmb_reg_read_Q -3 0 10378(_arch(_uni))))
		(_sig(_int lmb_reg_write -3 0 10379(_arch(_uni))))
		(_sig(_int io_ready_Q -3 0 10380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_LMB_DWIDTH-1~downto~0}~13 0 10381(_array -3((_dto c 298 i 0)))))
		(_sig(_int io_bus_read_data 105 0 10381(_arch(_uni))))
		(_sig(_int io_bus_ue -3 0 10382(_arch(_uni))))
		(_sig(_int io_bus_ce -3 0 10383(_arch(_uni))))
		(_sig(_int wen -3 0 10386(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1374 0 10387(_array -3((_to i 0 i 4)))))
		(_sig(_int regaddr 106 0 10387(_arch(_uni))))
		(_sig(_int pit1_read -3 0 10388(_arch(_uni))))
		(_sig(_int pit1_write_preload -3 0 10389(_arch(_uni))))
		(_sig(_int pit1_write_ctrl -3 0 10390(_arch(_uni))))
		(_sig(_int pit2_read -3 0 10391(_arch(_uni))))
		(_sig(_int pit2_write_preload -3 0 10392(_arch(_uni))))
		(_sig(_int pit2_write_ctrl -3 0 10393(_arch(_uni))))
		(_sig(_int pit3_read -3 0 10394(_arch(_uni))))
		(_sig(_int pit3_write_preload -3 0 10395(_arch(_uni))))
		(_sig(_int pit3_write_ctrl -3 0 10396(_arch(_uni))))
		(_sig(_int pit4_read -3 0 10397(_arch(_uni))))
		(_sig(_int pit4_write_preload -3 0 10398(_arch(_uni))))
		(_sig(_int pit4_write_ctrl -3 0 10399(_arch(_uni))))
		(_sig(_int gpi1_read -3 0 10400(_arch(_uni))))
		(_sig(_int gpi2_read -3 0 10401(_arch(_uni))))
		(_sig(_int gpi3_read -3 0 10402(_arch(_uni))))
		(_sig(_int gpi4_read -3 0 10403(_arch(_uni))))
		(_sig(_int uart_tx_write -3 0 10404(_arch(_uni))))
		(_sig(_int gpo1_write -3 0 10405(_arch(_uni))))
		(_sig(_int gpo2_write -3 0 10406(_arch(_uni))))
		(_sig(_int gpo3_write -3 0 10407(_arch(_uni))))
		(_sig(_int gpo4_write -3 0 10408(_arch(_uni))))
		(_sig(_int uart_status_read -3 0 10409(_arch(_uni))))
		(_sig(_int uart_status_wait -3 0 10410(_arch(_uni))))
		(_sig(_int uart_status_ready -3 0 10411(_arch(_uni))))
		(_sig(_int uart_rx_read -3 0 10412(_arch(_uni))))
		(_sig(_int uart_rx_wait -3 0 10413(_arch(_uni))))
		(_sig(_int uart_rx_ready -3 0 10414(_arch(_uni))))
		(_sig(_int uart_baud_write -3 0 10415(_arch(_uni))))
		(_sig(_int intc_write_ciar -3 0 10416(_arch(_uni))))
		(_sig(_int intc_write_cier -3 0 10417(_arch(_uni))))
		(_sig(_int intc_write_cimr -3 0 10418(_arch(_uni))))
		(_sig(_int intc_write_civar -3 0 10419(_arch(_uni))))
		(_sig(_int intc_write_civear -3 0 10420(_arch(_uni))))
		(_sig(_int intc_read_cisr -3 0 10421(_arch(_uni))))
		(_sig(_int intc_read_cipr -3 0 10422(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 10423(_array -3((_dto i 31 i 0)))))
		(_sig(_int write_data 107 0 10423(_arch(_uni))))
		(_sig(_int io_reg_read_data 107 0 10424(_arch(_uni))))
		(_sig(_int fit1_interrupt_i -3 0 10426(_arch(_uni))))
		(_sig(_int fit2_interrupt_i -3 0 10427(_arch(_uni))))
		(_sig(_int fit3_interrupt_i -3 0 10428(_arch(_uni))))
		(_sig(_int fit4_interrupt_i -3 0 10429(_arch(_uni))))
		(_sig(_int pit1_interrupt_i -3 0 10430(_arch(_uni))))
		(_sig(_int pit2_interrupt_i -3 0 10431(_arch(_uni))))
		(_sig(_int pit3_interrupt_i -3 0 10432(_arch(_uni))))
		(_sig(_int pit4_interrupt_i -3 0 10433(_arch(_uni))))
		(_sig(_int intc_irq_i -3 0 10435(_arch(_uni))))
		(_sig(_int One -3 0 10437(_arch(_uni))))
		(_sig(_int config_reset_i -3 0 10444(_arch(_uni))))
		(_prcs
			(line__10448(_arch 0 0 10448(_assignment(_trgt(131))(_sens(1)(2)))))
			(line__10455(_arch 1 0 10455(_assignment(_alias((One)(_string \"1"\)))(_trgt(130)))))
			(AccessReg(_arch 2 0 10468(_prcs(_trgt(74)(75)(76)(77)(119(d_31_0)))(_sens(0)(60(_range 299))(61(t_0_31))(62)(63)(64)(71)(75)(105)(108)(131))(_dssslsensitivity 1)(_read(60(_range 300))))))
			(line__10625(_arch 22 0 10625(_assignment(_trgt(68))(_sens(73)(75)(106)(109)))))
			(line__10630(_arch 23 0 10630(_assignment(_trgt(67))(_sens(76)(77)(78)(107)(110)))))
			(line__10636(_arch 24 0 10636(_assignment(_trgt(108))(_sens(75)(83)))))
			(line__10637(_arch 25 0 10637(_assignment(_trgt(100))(_sens(77)(82)(83)))))
			(line__10638(_arch 26 0 10638(_assignment(_trgt(105))(_sens(75)(83)))))
			(line__10639(_arch 27 0 10639(_assignment(_trgt(111))(_sens(77)(82)(83)))))
			(line__10640(_arch 28 0 10640(_assignment(_trgt(114))(_sens(77)(82)(83)))))
			(line__10641(_arch 29 0 10641(_assignment(_trgt(101))(_sens(77)(82)(83)))))
			(line__10642(_arch 30 0 10642(_assignment(_trgt(102))(_sens(77)(82)(83)))))
			(line__10643(_arch 31 0 10643(_assignment(_trgt(103))(_sens(77)(82)(83)))))
			(line__10644(_arch 32 0 10644(_assignment(_trgt(104))(_sens(77)(82)(83)))))
			(line__10645(_arch 33 0 10645(_assignment(_trgt(96))(_sens(75)(83)))))
			(line__10646(_arch 34 0 10646(_assignment(_trgt(97))(_sens(75)(83)))))
			(line__10647(_arch 35 0 10647(_assignment(_trgt(98))(_sens(75)(83)))))
			(line__10648(_arch 36 0 10648(_assignment(_trgt(99))(_sens(75)(83)))))
			(line__10649(_arch 37 0 10649(_assignment(_trgt(112))(_sens(77)(82)(83)))))
			(line__10650(_arch 38 0 10650(_assignment(_trgt(113))(_sens(77)(82)(83)))))
			(line__10651(_arch 39 0 10651(_assignment(_trgt(117))(_sens(75)(83)))))
			(line__10652(_arch 40 0 10652(_assignment(_trgt(118))(_sens(75)(83)))))
			(line__10653(_arch 41 0 10653(_assignment(_trgt(84))(_sens(75)(83)))))
			(line__10654(_arch 42 0 10654(_assignment(_trgt(85))(_sens(77)(82)(83)))))
			(line__10655(_arch 43 0 10655(_assignment(_trgt(86))(_sens(77)(82)(83)))))
			(line__10656(_arch 44 0 10656(_assignment(_trgt(87))(_sens(75)(83)))))
			(line__10657(_arch 45 0 10657(_assignment(_trgt(88))(_sens(77)(82)(83)))))
			(line__10658(_arch 46 0 10658(_assignment(_trgt(89))(_sens(77)(82)(83)))))
			(line__10659(_arch 47 0 10659(_assignment(_trgt(90))(_sens(75)(83)))))
			(line__10660(_arch 48 0 10660(_assignment(_trgt(91))(_sens(77)(82)(83)))))
			(line__10661(_arch 49 0 10661(_assignment(_trgt(92))(_sens(77)(82)(83)))))
			(line__10662(_arch 50 0 10662(_assignment(_trgt(93))(_sens(75)(83)))))
			(line__10663(_arch 51 0 10663(_assignment(_trgt(94))(_sens(77)(82)(83)))))
			(line__10664(_arch 52 0 10664(_assignment(_trgt(95))(_sens(77)(82)(83)))))
			(line__10898(_arch 65 0 10898(_assignment(_alias((INTC_IRQ)(intc_irq_i)))(_simpleassign BUF)(_trgt(56))(_sens(129)))))
			(line__10899(_arch 66 0 10899(_assignment(_alias((INTC_IRQ_OUT)(intc_irq_i)))(_simpleassign BUF)(_trgt(59))(_sens(129)))))
			(line__10901(_arch 67 0 10901(_assignment(_alias((FIT1_Interrupt)(fit1_interrupt_i)))(_simpleassign BUF)(_trgt(23))(_sens(121)))))
			(line__10902(_arch 68 0 10902(_assignment(_alias((FIT2_Interrupt)(fit2_interrupt_i)))(_simpleassign BUF)(_trgt(25))(_sens(122)))))
			(line__10903(_arch 69 0 10903(_assignment(_alias((FIT3_Interrupt)(fit3_interrupt_i)))(_simpleassign BUF)(_trgt(27))(_sens(123)))))
			(line__10904(_arch 70 0 10904(_assignment(_alias((FIT4_Interrupt)(fit4_interrupt_i)))(_simpleassign BUF)(_trgt(29))(_sens(124)))))
			(line__10905(_arch 71 0 10905(_assignment(_alias((PIT1_Interrupt)(pit1_interrupt_i)))(_simpleassign BUF)(_trgt(32))(_sens(125)))))
			(line__10906(_arch 72 0 10906(_assignment(_alias((PIT2_Interrupt)(pit2_interrupt_i)))(_simpleassign BUF)(_trgt(35))(_sens(126)))))
			(line__10907(_arch 73 0 10907(_assignment(_alias((PIT3_Interrupt)(pit3_interrupt_i)))(_simpleassign BUF)(_trgt(38))(_sens(127)))))
			(line__10908(_arch 74 0 10908(_assignment(_alias((PIT4_Interrupt)(pit4_interrupt_i)))(_simpleassign BUF)(_trgt(41))(_sens(128)))))
		)
		(_subprogram
			(_int c_use 75 0 10323(_arch(_func -2 -2)))
			(_ext String_To_Family(2 0))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext iomodule_v3_1_8.iomodule_funcs.TARGET_FAMILY_TYPE(2 TARGET_FAMILY_TYPE)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(iomodule_funcs))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IMP 301 -1)
)
