
#ifndef _SRAM_MEMMAP_H_
#define _SRAM_MEMMAP_H_




#define SRAM_BASE_ADDR       (0x81000000)   

#define SE_SRAM_SIZE         (0x20000)  

#define BOOTROM_SRAM_BASE    SRAM_BASE_ADDR
#define BOOTROM_SRAM_SIZE    (0x17000)


#define BOOTROM_CODE_START   BOOTROM_SRAM_BASE
#define BOOTROM_CODE_SIZE    (0x2000)


#define SRAM_STACKPOINT_BASE (BOOTROM_SRAM_BASE+0x2000)
#define SRAM_STACKPOINT_SIZE (0x3000)
#define SRAM_STACKPOINT_TOP  (BOOTROM_SRAM_BASE+0x5000)


#define SRAM_BIOS_HASH_BASE (BOOTROM_SRAM_BASE+0x5000)
#define SRAM_BIOS_HASH_SIZE (0x10020)  


#define QUE_BASE_ADDR    (BOOTROM_SRAM_BASE+0x15100) 
#define SEC_QUE_DEPTH    (32) 
#define HASH1_SRAM_ADDR  (BOOTROM_SRAM_BASE+0x16000)  
#define HASH2_SRAM_ADDR  (BOOTROM_SRAM_BASE+0x16100)
#define EN_SRAM_ADDR     (BOOTROM_SRAM_BASE+0x16200)
#define E_SRAM_ADDR      (BOOTROM_SRAM_BASE+0x16300) 
#define N_SRAM_ADDR      (BOOTROM_SRAM_BASE+0x16400)
#define KEY_SRAM_ADDR    (BOOTROM_SRAM_BASE+0x16500)
#define IVIN_SRAM_ADDR   (BOOTROM_SRAM_BASE+0x16600)
#define SIGNATURE_ADDR   (BOOTROM_SRAM_BASE+0x16700)
#define SEC_RSA_DATA_SIZE (0x1F00)


#define MBIST_DONE1       0x201a004
#define MBIST_DONE2       0x201a008


#define DDRInitTagAddr     0xA201a010

#define SIDTagAddr        0xA201a020
#define ISI2CTagAddr      0xA201a024
#define ISHilink1TagAddr  0xA201a024


#endif

