/*
 * Copyritht 2017 LinuxIT, Inc.
 * Copyright 2015 Boundary Devices, Inc.
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/input/input.h>

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

        iomuxc_imx6q_litmx6iocq_r01: iomuxc-litmx6iocq-grp {
                status = "okay";
        };
};

&iomuxc_imx6q_litmx6iocq_r01 {
	pinctrl_audmux: audmuxgrp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
		>;
	};
	
	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x000b1
#define GP_ECSPI1_NOR_CS	<&gpio3 19 GPIO_ACTIVE_LOW>
	//		MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x0b0b1
		>;
	};

    pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_OE__ECSPI2_MISO		0x100b1
			MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI		0x100b1
			MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x000b1
#define GP_ECSPI2_TS_CS	<&gpio5 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x0b0b1
//#define IRQ_TS_INT <&gpio7 8 IRQ_TYPE_EDGE_BOTH>
//#define GP_TS_PENDOWN <&gpio7 8 GPIO_ACTIVE_HIGH>
//			MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x0b0b1
			MX6QDL_PAD_NANDF_RB0__GPIO6_IO10		0x0b0b1
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET	<&gpio1 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x0f0b0		/* ethernet phy reset */
#define GPIRQ_ENET_PHY		<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0		/* ethernet phy interrupt */
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x1b0b0
			MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x1b0b0
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x1b0b0
			MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x1b0b0
		>;
	};

	pinctrl_gpio_keys: gpio-keysgrp {
		fsl,pins = <
#define GP_GPIOKEY_POWER	<&gpio2 3 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x1b0b0
#define GP_GPIOKEY_MENU		<&gpio2 1 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x1b0b0
#define GP_GPIOKEY_HOME		<&gpio2 4 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D4__GPIO2_IO04		0x1b0b0
#define GP_GPIOKEY_BACK		<&gpio2 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x1b0b0
#define GP_GPIOKEY_VOL_UP	<&gpio7 13 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x1b0b0
#define GP_GPIOKEY_VOL_DN	<&gpio4 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_19__GPIO4_IO05          0x1b0b0
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16		0x1b0b0			/* Spare */
			MX6QDL_PAD_DI0_PIN15__GPIO4_IO17		0x1b0b0			/* Spare */
			MX6QDL_PAD_DI0_PIN2__GPIO4_IO18		0x1b0b0			/* Spare */
			MX6QDL_PAD_DI0_PIN3__GPIO4_IO19		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07 		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16		0x1b0b0			/* Spare */
			MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17		0x1b0b0			/* Spare */
			MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0		/* Spare */
			MX6QDL_PAD_SD1_DAT3__GPIO1_IO21		0x1b0b0		/* Spare */
			MX6QDL_PAD_SD1_DAT2__GPIO1_IO19		0x1b0b0		/* Spare */
			MX6QDL_PAD_SD1_DAT1__GPIO1_IO17		0x1b0b0		/* Spare */
			MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x1b0b0		/* Spare */
			MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0		/* Spare */


			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1b0b0		/* SD3 Write Protect */
		
			/* J11 Boot configuration Selet Pin Header => GPIO input */
			MX6QDL_PAD_EIM_A23__GPIO6_IO06		0x1b0b0
			MX6QDL_PAD_EIM_A22__GPIO2_IO16		0x1b0b0
			MX6QDL_PAD_EIM_A21__GPIO2_IO17		0x1b0b0
			MX6QDL_PAD_EIM_A20__GPIO2_IO18		0x1b0b0
			MX6QDL_PAD_EIM_A19__GPIO2_IO19 		0x1b0b0
			MX6QDL_PAD_EIM_A18__GPIO2_IO20		0x1b0b0
			MX6QDL_PAD_EIM_A17__GPIO2_IO21		0x1b0b0
			MX6QDL_PAD_EIM_A16__GPIO2_IO22		0x1b0b0
			MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x1b0b0
			MX6QDL_PAD_EIM_EB2__GPIO2_IO30		0x1b0b0
			MX6QDL_PAD_EIM_EB1__GPIO2_IO29		0x1b0b0
			MX6QDL_PAD_EIM_EB0__GPIO2_IO28 		0x1b0b0
			MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x1b0b0
			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x1b0b0
			MX6QDL_PAD_EIM_A24__GPIO5_IO04		0x1b0b0
			MX6QDL_PAD_EIM_DA0__GPIO3_IO00		0x1b0b0
			MX6QDL_PAD_EIM_DA1__GPIO3_IO01		0x1b0b0
			MX6QDL_PAD_EIM_DA2__GPIO3_IO02 		0x1b0b0
			MX6QDL_PAD_EIM_DA3__GPIO3_IO03		0x1b0b0
			MX6QDL_PAD_EIM_DA4__GPIO3_IO04		0x1b0b0
			MX6QDL_PAD_EIM_DA5__GPIO3_IO05		0x1b0b0
			MX6QDL_PAD_EIM_DA6__GPIO3_IO06		0x1b0b0
			MX6QDL_PAD_EIM_DA7__GPIO3_IO07		0x1b0b0
			MX6QDL_PAD_EIM_DA8__GPIO3_IO08		0x1b0b0
			MX6QDL_PAD_EIM_DA9__GPIO3_IO09 		0x1b0b0
			MX6QDL_PAD_EIM_DA10__GPIO3_IO10		0x1b0b0
			MX6QDL_PAD_EIM_DA11__GPIO3_IO11 	0x1b0b0
			MX6QDL_PAD_EIM_DA12__GPIO3_IO12		0x1b0b0
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x1b0b0
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14 	0x1b0b0
			MX6QDL_PAD_EIM_DA15__GPIO3_IO15		0x1b0b0

			/* J17 Raspberry Pi Pin Header => GPIO input */
			MX6QDL_PAD_SD4_DAT4__GPIO2_IO12		0x1b0b0
			//MX6QDL_PAD_KEY_COL0__GPIO4_IO06		0x1b0b0	/* UART4_TX */
			MX6QDL_PAD_SD4_DAT5__GPIO2_IO13		0x1b0b0
			//MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 	0x1b0b0 /* UART4_RX */
			MX6QDL_PAD_SD4_DAT6__GPIO2_IO14		0x1b0b0
			MX6QDL_PAD_SD1_CLK__GPIO1_IO20		0x1b0b0
			MX6QDL_PAD_SD4_DAT7__GPIO2_IO15 	0x1b0b0
			MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x1b0b0
			MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	0x1b0b0	/* ECSPI3_MOSI */
			MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x1b0b0
			MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	0x1b0b0	/* ECSPI3_MISO */
			MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0x1b0b0
			MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	0x1b0b0	/* ECSPI3_SCLK */
			MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1b0b0	/* ECSPI3_SS0 */
			MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x1b0b0
			MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	0x1b0b0	/* ECSPI3_SS1 */
			MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 	0x1b0b0
			MX6QDL_PAD_SD2_DAT3__GPIO1_IO12		0x1b0b0
			MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x1b0b0
			MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x1b0b0	/* ECSPI5_SS0 */
			MX6QDL_PAD_SD2_DAT0__GPIO1_IO15		0x1b0b0	/* ECSPI5_MISO */
			MX6QDL_PAD_SD2_CMD__GPIO1_IO11		0x1b0b0	/* ECSPI5_MOSI */
			MX6QDL_PAD_SD2_DAT2__GPIO1_IO13 	0x1b0b0
			MX6QDL_PAD_SD2_CLK__GPIO1_IO10		0x1b0b0	/* ECSPI5_SCLK */

			/* J18 GPIO Pin Header => GPIO input */
			MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x1b0b0
			MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x1b0b0
			MX6QDL_PAD_GPIO_4__GPIO1_IO04 		0x1b0b0		
			MX6QDL_PAD_GPIO_9__GPIO1_IO09 		0x1b0b0	
			MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 	0x1b0b0
			MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 	0x1b0b0

			MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x1b0b0	/* DISP0_CONTRAST */
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
			MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c1_isl1208: i2c1-isl1208grp {
		fsl,pins = <
#define GPIRQ_RTC_ISL1208	<&gpio6 7 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x1b0b0
		>;
	};

	pinctrl_i2c1_isl12057: i2c1-isl12057grp {
		fsl,pins = <
#define GPIRQ_RTC_ISL12057	<&gpio6 7 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x1b0b0
		>;
	};

	pinctrl_i2c1_sgtl5000: i2c1-sgtl5000grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* sys_mclk */
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
		>;
	};
/*
	pinctrl_i2c2_ov5640_mipi: i2c2-ov5640-mipigrp {
		fsl,pins = <
#define GP_OV5640_MIPI_POWER_DOWN	<&gpio6 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x0b0b0
#define GP_OV5640_MIPI_RESET		<&gpio2 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x000b0
		>;
	};
*/
	pinctrl_i2c2_ov5647_mipi: i2c2-ov5647-mipigrp {
		fsl,pins = <
#define GP_OV5647_MIPI_POWER_DOWN	<&gpio6 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x0b0b0
#define GP_OV5647_MIPI_RESET		<&gpio2 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x000b0
		>;
	};

	pinctrl_i2c2_ov5642: i2c2-ov5642grp { /* parallel camera */
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12		0x1b0b0
			MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13		0x1b0b0
			MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14		0x1b0b0
			MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15		0x1b0b0
			MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16		0x1b0b0
			MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17		0x1b0b0
			MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18		0x1b0b0
			MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19		0x1b0b0
			MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN	0x1b0b0
			MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK	0x1b0b0
			MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC		0x1b0b0
			MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC		0x1b0b0
			MX6QDL_PAD_GPIO_3__CCM_CLKO2			0x000b0		/* mclk */
#define GP_OV5642_POWER_DOWN	<&gpio1 6 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_6__GPIO1_IO06			0x000b0
#define GP_OV5642_RESET		<&gpio1 8 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_8__GPIO1_IO08			0x000b0
		>;
	};
/*
	pinctrl_i2c2_tc358743_mipi: i2c2-tc358743_mipigrp {
		fsl,pins = <
#define GP_TC3587_RESET	<&gpio6 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x030b0
#define GPIRQ_TC3587	<&gpio2 5 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x0b0b0
		>;
	};
*/
	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
			MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
		>;
	};
/*
	pinctrl_i2c3_adv7180_gpios: i2c3-adv7180_gpiosgrp {
		fsl,pins = <
			// No data enable pin, make sure it is not selected
			MX6QDL_PAD_EIM_DA10__GPIO3_IO10		0x0b0b1
 #define GP_ADV7180_PWN         <&gpio3 13 GPIO_ACTIVE_LOW> 
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x0b0b0
 #define GP_ADV7180_RESET       <&gpio3 14 GPIO_ACTIVE_LOW>
 			MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x030b0
 #define GPIRQ_ADV7180         <&gpio5 0 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x1b0b0
		>;
	};

	pinctrl_i2c3_adv7180: i2c3-adv7180grp {
		// parallel camera on CSI1, pins differ for iMX6Q/iMX6DL
	};

	pinctrl_i2c3_adv7180_cea861: i2c3-adv7180_cea861grp {
		// parallel camera on CSI1, pins differ for iMX6Q/iMX6DL
	};

	pinctrl_i2c3_adv7180_no_cea861: i2c3-adv7180_no_cea861grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_DA11__GPIO3_IO11		0xb0b1  // Hsync
			MX6QDL_PAD_EIM_DA12__GPIO3_IO12		0xb0b1  // Vsync
		>;
	};
*/
/*								 
	pinctrl_i2c3_gt911: i2c3_gt911grp {
		fsl,pins = <
#define GPIRQ_GT911			<&gpio1 9 IRQ_TYPE_LEVEL_LOW>
#define GP_GT911_RESET		<&gpio2 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x030b0
		>;
	};
*/
	pinctrl_i2c3_ov5640: i2c3-ov5640grp {
		/* parallel camera on CSI1, pins differ for iMX6Q/iMX6DL */
	};

	pinctrl_i2c3_ov5640_gpios: i2c3-ov5640-gpiosgrp {
		fsl,pins = <
 #define GP_OV5640_POWER_DOWN	<&gpio3 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x0b0b0 
 #define GP_OV5640_RESET		<&gpio3 14 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x030b0 
		>;
	};

	pinctrl_i2c3_ft5x06_ts: i2c3-ft5x06tsgrp {
		fsl,pins = <
		/* MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0x1b0b0 */
		/* MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1b0b0 */
#define GPIRQ_FT5X06TS	<&gpio1 30 IRQ_TYPE_EDGE_FALLING>
#define GPIOQ_FT5X06TS	<&gpio1 30 GPIO_ACTIVE_LOW>
		>;
	};

	pinctrl_i2c3_tsc2004: i2c3-tsc2004grp {
		fsl,pins = <
#define GPIRQ_TSC2004		<&gpio4 20 IRQ_TYPE_EDGE_FALLING>
#define GP_TSC2004		<&gpio4 20 GPIO_ACTIVE_LOW>
			/* MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x1b0b0	*/	/* tsc2004 interrupt */
		>;
	};

	pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x1b0b1
		>;
	};

	pinctrl_reg_usbotg_vbus: reg-usbotg-vbusgrp {
		fsl,pins = <
#define GP_REG_USBOTG	<&gpio3 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x030b0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1		/* Data Enable */
		/*	MX6QDL_PAD_EIM_D31__UART3_RTS_B		0x1b0b1 */	/* No used */
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
			MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
#define GP_USBH1_HUB_RESET	<&gpio7 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x0b0b0
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
#define GP_USDHC3_CD	<&gpio7 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0
		>;
	};
	pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
		>;
	};
};

/ {
	aliases {
		fb_hdmi = &fb_hdmi;
		fb_lcd = &fb_lcd;
		fb_lvds = &fb_lvds;
		ldb = &ldb;
		mmc0 = &usdhc3;
		mmc1 = &usdhc4;
		mxcfb0 = &fb_hdmi;
		mxcfb1 = &fb_lvds;
		mxcfb2 = &fb_lcd;
		t_lvds = &t_lvds;
		rs485 = &uart3;
		zigbee = &uart4;
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		back {
			label = "Back";
			gpios = GP_GPIOKEY_BACK;
			linux,code = <KEY_BACK>;
		};

		home {
			label = "Home";
			gpios = GP_GPIOKEY_HOME;
			linux,code = <KEY_HOME>;
		};

		menu {
			label = "Menu";
			gpios = GP_GPIOKEY_MENU;
			linux,code = <KEY_MENU>;
		};

		power {
			label = "Power Button";
			gpios = GP_GPIOKEY_POWER;
			linux,code = <KEY_POWER>;	/* or KEY_SEARCH */
			gpio-key,wakeup;
		};

		volume-down {
			label = "Volume Down";
			gpios = GP_GPIOKEY_VOL_DN;
			linux,code = <KEY_VOLUMEDOWN>;
		};

		volume-up {
			label = "Volume Up";
			gpios = GP_GPIOKEY_VOL_UP;
			linux,code = <KEY_VOLUMEUP>;
		};
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbotg_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = GP_REG_USBOTG;
			enable-active-high;
		};
	};

	sound {
		compatible = "fsl,imx6q-nitrogen6x-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-nitrogen6x-sgtl5000";
		cpu-dai = <&ssi1>;
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	fb_hdmi: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1280x720M@60";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	fb_lvds: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	fb_lcd: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	backlight_lvds {
		compatible = "pwm-backlight";
		//pwms = <&pwm4 0 4000>;	/* 50% 250KHz */
		pwms = <&pwm4 0 50000>;
		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10>;
		default-brightness-level = <5>;
	};

	v4l2_cap_0: v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1: v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_2: v4l2_cap_2 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_3: v4l2_cap_3 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
};


&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI1_NOR_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		mtd@00000000 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
		};

		mtd@000C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
		};
		mtd@000C2000 {
			label = "splash";
			reg = <0xC2000 0x13e000>;
		};
	};
};

/*
&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 12 GPIO_ACTIVE_LOW>,
		<&gpio6 10 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

	spidev@0x00 {
		compatible = "spidev";
		reg = <0>; 
		spi-max-frequency = <1200000>;
		status = "okay";
	};  
	spidev@0x01 {
		compatible = "spidev";
		reg = <1>; 
		spi-max-frequency = <1200000>;
		status = "okay";
	}; 
};
*/

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI2_TS_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

ads7846: ads7846@0 {
		reg = <0>;	// CS0
		compatible = "ti,ads7846";
		spi-max-frequency = <2000000>;
		/* Version R01 R02 */
		/*
		interrupt-parent = <&gpio7>;
		interrupts = <8 0>;
		pendown-gpio = <&gpio7 8 0>;
		*/
		/* Version RA */
		interrupt-parent = <&gpio6>;
		interrupts = <10 0>;
		pendown-gpio = <&gpio6 10 0>;

		// ti,x-min = /bits/ 16 <4200>;
		// ti,x-max = /bits/ 16 <8080>;
		// ti,y-min = /bits/ 16 <4330>;
		// ti,y-max = /bits/ 16 <7980>;
		ti,x-min = /bits/ 16 <4209>;
		ti,x-max = /bits/ 16 <8062>;
		ti,y-min = /bits/ 16 <4219>;
		ti,y-max = /bits/ 16 <7884>;
		ti,x-plate-ohms = /bits/ 16 <120>;
		ti,pressure-max = /bits/ 16 <255>;
		ti,debounce-max = /bits/ 16 <30>;
		ti,debounce-tol = /bits/ 16 <5>;
		ti,debounce-rep = /bits/ 16 <1>;
		// ti,settle-delay-usec = /bits/ 16 <1>; 
		// ti,vref-delay-usecs = /bits/ 16 <200>;
		ti,keep-vref-on;
		// ti,swap-xy; 
		linux,wakeup;
	};
};


&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
#if 0
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	status = "okay";

	#address-cells = <0>;
	#size-cells = <1>;
	phy_int {
		reg = <0x6>;
		interrupts-extended = GPIRQ_ENET_PHY;
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_core {
	ipu_id = <1>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	sgtl5000: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_sgtl5000>;
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};
	isl1208@6f {
		compatible = "isl,isl1208";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_isl1208>;
		reg = <0x6f>;
		interrupts-extended = GPIRQ_RTC_ISL1208;
	};
	isl12057@68 {
		compatible = "isl,isl12057";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_isl12057>;
		reg = <0x68>;
		interrupts-extended = GPIRQ_RTC_ISL12057;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	ov5642: ov5642@3c {
		compatible = "ovti,ov5642";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_ov5642>;
		//clocks = <&clks 200>;
		clocks = <&clks 147>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5642_POWER_DOWN;
		rst-gpios = GP_OV5642_RESET;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
/*
	ov5640_mipi: ov5640_mipi@3e {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3e>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_ov5640_mipi>;
		clocks = <&clks 147>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5640_MIPI_POWER_DOWN;
		rst-gpios = GP_OV5640_MIPI_RESET;
		ipu_id = <0>;
		csi_id = <1>;
		mclk = <22000000>;
		mclk_source = <0>;
		pwms = <&pwm3 0 45>;
	};
*/
	ov5647_mipi: ov5647_mipi@36 {
		compatible = "ovti,ov5647_mipi";
		reg = <0x36>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_ov5647_mipi>;
		//clocks = <&clks 0>;
		clocks = <&clks 147>;
		//clocks = <&clks 176>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5647_MIPI_POWER_DOWN;
		rst-gpios = GP_OV5647_MIPI_RESET;
		ipu_id = <0>;
		csi_id = <1>;
		mclk = <25000000>;
		mclk_source = <0>;
		extended-buffer;
	};

	imx219_mipi: imx219_mipi@10 {
		compatible = "sony,imx219_mipi";
		reg = <0x10>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_ov5647_mipi>;
		//clocks = <&clks 0>;
		clocks = <&clks 147>;
		//clocks = <&clks 176>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5647_MIPI_POWER_DOWN;
		rst-gpios = GP_OV5647_MIPI_RESET;
		ipu_id = <0>;
		csi_id = <1>;
		mclk = <25000000>;
		mclk_source = <0>;
		extended-buffer;
	};
/*
	ft5x06_ts: ft5x06_ts@38 {
		compatible = "ft5x06-ts";
		reg = <0x38>;
        // interrupts-extended = GPIRQ_I2C3_J7;
		// wakeup-gpios = GP_I2C3_J7; 
	};
*/

/*
	tc358743_mipi: tc358743_mipi@0f {
		compatible = "tc358743_mipi";
		reg = <0x0f>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_tc358743_mipi>;
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		rst-gpios = GP_TC3587_RESET;
		interrupts-extended = GPIRQ_TC3587;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <27000000>;
		mclk_source = <0>;
	};
	*/
};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";
/*
	adv7180: adv7180@20 {
		compatible = "adv,adv7180";
		reg = <0x20>;
		pinctrl-names = "default", "no_cea861", "cea861";
		pinctrl-0 = <&pinctrl_i2c3_adv7180 &pinctrl_i2c3_adv7180_gpios>;
		pinctrl-1 = <&pinctrl_i2c3_adv7180_no_cea861>;
		pinctrl-2 = <&pinctrl_i2c3_adv7180_cea861>;
		cea861 = <0>;
		DOVDD-supply = <&reg_3p3v>; // 3.3v, enabled via 2.8 VGEN6
		AVDD-supply = <&reg_3p3v>;  // 1.8v
		DVDD-supply = <&reg_3p3v>;  // 1.8v
		PVDD-supply = <&reg_3p3v>;  // 1.8v
		rst-gpios = GP_ADV7180_RESET;
		pwn-gpios = GP_ADV7180_PWN;
		interrupts-extended = GPIRQ_ADV7180;
		csi_id = <1>;
		mclk = <28636300>;
		mclk_source = <0>;
		cvbs = <1>;
        };
*/
        egalax_ts@04 {
                compatible = "eeti,egalax_ts";
                reg = <0x04>;
                /* interrupts-extended = GPIRQ_I2C3_J7; */
                /* wakeup-gpios = GP_I2C3_J7; */
        };
		// touch test 
	ft5x06_ts: ft5x06_ts@38 {
		compatible = "ft5x06-ts";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_ft5x06_ts>;
		interrupts-extended = <&gpio1 30 GPIO_ACTIVE_LOW>;
		wakeup-gpios = <&gpio1 30 GPIO_ACTIVE_LOW>;
		reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
		};

	ov5640: ov5640@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_ov5640 &pinctrl_i2c3_ov5640_gpios>;
		clocks = <&clk24m 0>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5640_POWER_DOWN;
		rst-gpios = GP_OV5640_RESET;
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	tsc2004: tsc2004@48 {
		compatible = "tsc2004,tsc2004";
		reg = <0x48>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_tsc2004>;
		interrupts-extended = GPIRQ_TSC2004;
		wakeup-gpios = GP_TSC2004;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		crtc = "ipu1-di1";
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;

		display-timings {
			t_lvds: t_lvds_default {
				/* lg1280x800 values may be changed in bootscript */
				clock-frequency = <72000000>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <48>;
				hfront-porch = <80>;
				vback-porch = <15>;
				vfront-porch = <2>;
				hsync-len = <32>;
				vsync-len = <6>;
			};
			okaya1024x600: okaya7x0WP {
				clock-frequency = <52000000>;
				hactive = <1024>;
				vactive = <600>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <7>;
				vfront-porch = <21>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
			hannstar: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
			AA065VE11: AA065VE11 {
				clock-frequency = <43748359>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <148>;
				hfront-porch = <116>;
				vback-porch = <83>;
				vfront-porch = <60>;
				hsync-len = <96>;
				vsync-len = <2>;
			};
			vga_lvds: vga {
				clock-frequency = <25175000>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <48>;
				hfront-porch = <16>;
				vback-porch = <33>;
				vfront-porch = <10>;
				hsync-len = <96>;
				vsync-len = <2>;
			};
		};
	};
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
	mipi_dphy_clk = <0x28>;
	status = "okay";
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "RPI7-WVGA";
	//clocks = <&clks 0>;
	//clock-names = "mipi_pllref_clk";
	//disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
	status = "okay";
};

&pcie {
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
//	disable-over-current;
	reset-gpios = GP_USBH1_HUB_RESET;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usbotg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = GP_USDHC3_CD;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};
