   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f10x_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.data.APBAHBPrescTable,"aw"
  18              		.align	2
  21              	APBAHBPrescTable:
  22 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
  22      01020304 
  22      01020304 
  22      06
  23 000d 070809   		.ascii	"\007\010\011"
  24              		.section	.data.ADCPrescTable,"aw"
  25              		.align	2
  28              	ADCPrescTable:
  29 0000 02040608 		.ascii	"\002\004\006\010"
  30              		.section	.text.RCC_DeInit,"ax",%progbits
  31              		.align	1
  32              		.global	RCC_DeInit
  33              		.syntax unified
  34              		.thumb
  35              		.thumb_func
  37              	RCC_DeInit:
  38              	.LFB27:
  39              		.file 1 "common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
   1:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.1.2
   6:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    09/28/2009
   7:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @copy
  10:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  19:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  20:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  21:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  22:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  23:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  24:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  26:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  27:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  28:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  29:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  30:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  31:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  32:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  33:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  34:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  35:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  36:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  37:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  38:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  39:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  40:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  41:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  42:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  43:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  44:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  45:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  46:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  47:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  48:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  49:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  50:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  51:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  52:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  53:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  54:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  55:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  56:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  57:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  58:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  59:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  60:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  61:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  62:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  63:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  64:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  65:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  66:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  67:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  68:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  69:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  70:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  71:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  72:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  73:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  74:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  75:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  76:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  77:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  78:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  79:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  80:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  81:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  82:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  83:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  84:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  85:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  86:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  87:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  88:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  89:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  90:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  91:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  92:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  93:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  94:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  95:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  96:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  97:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  98:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  99:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 100:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 101:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 102:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 103:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 104:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 105:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 106:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 107:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 108:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 109:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 110:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 111:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 112:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 113:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 114:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 115:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 116:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 117:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 118:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 119:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 120:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 121:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 122:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 123:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 124:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 125:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 126:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 127:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 128:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 129:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 130:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask           ((uint32_t)0xFFC2FFFF)
 131:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 132:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 133:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 134:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 135:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 136:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 137:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 138:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 139:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 140:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 141:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 142:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 143:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 144:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 145:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 146:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 147:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 148:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 149:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 150:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 151:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 152:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 153:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 154:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 155:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 156:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 157:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 158:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 159:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 160:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 161:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 162:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSI_Value
 163:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Typical Value of the HSI in Hz */
 164:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSI_Value                 ((uint32_t)8000000)
 165:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSI_Value */
 166:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 167:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 168:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 169:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 170:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 171:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 172:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 173:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 174:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 175:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 176:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 177:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 178:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 179:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSEStartUp_TimeOut
 180:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Time out for HSE start up */
 181:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSEStartUp_TimeOut        ((uint16_t)0x0500)
 182:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSEStartUp_TimeOut */
 183:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 184:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 185:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 186:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 187:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 188:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 189:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 190:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 191:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 192:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 193:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 194:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 195:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 196:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 197:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 198:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 199:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 200:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 201:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 202:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 203:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 204:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 205:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 206:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 207:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 208:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 209:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 210:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 211:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 212:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 213:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 214:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 215:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 216:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 217:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 218:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 219:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 220:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 222:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 223:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 224:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 225:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  40              		.loc 1 225 1
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 0
  43              		@ frame_needed = 1, uses_anonymous_args = 0
  44              		@ link register save eliminated.
  45 0000 80B4     		push	{r7}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 00AF     		add	r7, sp, #0
  50              	.LCFI1:
  51              		.cfi_def_cfa_register 7
 226:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 227:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  52              		.loc 1 227 11
  53 0004 134B     		ldr	r3, .L2
  54 0006 1B68     		ldr	r3, [r3]
  55 0008 124A     		ldr	r2, .L2
  56 000a 43F00103 		orr	r3, r3, #1
  57 000e 1360     		str	r3, [r2]
 228:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 229:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 230:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 231:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  58              		.loc 1 231 13
  59 0010 104B     		ldr	r3, .L2
  60 0012 5A68     		ldr	r2, [r3, #4]
  61 0014 0F49     		ldr	r1, .L2
  62 0016 104B     		ldr	r3, .L2+4
  63 0018 1340     		ands	r3, r3, r2
  64 001a 4B60     		str	r3, [r1, #4]
 232:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 233:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 234:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 235:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 236:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 237:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  65              		.loc 1 237 11
  66 001c 0D4B     		ldr	r3, .L2
  67 001e 1B68     		ldr	r3, [r3]
  68 0020 0C4A     		ldr	r2, .L2
  69 0022 23F08473 		bic	r3, r3, #17301504
  70 0026 23F48033 		bic	r3, r3, #65536
  71 002a 1360     		str	r3, [r2]
 238:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 239:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 240:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  72              		.loc 1 240 11
  73 002c 094B     		ldr	r3, .L2
  74 002e 1B68     		ldr	r3, [r3]
  75 0030 084A     		ldr	r2, .L2
  76 0032 23F48023 		bic	r3, r3, #262144
  77 0036 1360     		str	r3, [r2]
 241:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 242:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 243:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  78              		.loc 1 243 13
  79 0038 064B     		ldr	r3, .L2
  80 003a 5B68     		ldr	r3, [r3, #4]
  81 003c 054A     		ldr	r2, .L2
  82 003e 23F4FE03 		bic	r3, r3, #8323072
  83 0042 5360     		str	r3, [r2, #4]
 244:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 245:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 246:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 247:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  84              		.loc 1 247 6
  85 0044 034B     		ldr	r3, .L2
  86              		.loc 1 247 12
  87 0046 4FF41F02 		mov	r2, #10420224
  88 004a 9A60     		str	r2, [r3, #8]
 248:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 249:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 250:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 251:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 252:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 253:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 254:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 255:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 256:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 257:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 258:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
  89              		.loc 1 258 1
  90 004c 00BF     		nop
  91 004e BD46     		mov	sp, r7
  92              	.LCFI2:
  93              		.cfi_def_cfa_register 13
  94              		@ sp needed
  95 0050 80BC     		pop	{r7}
  96              	.LCFI3:
  97              		.cfi_restore 7
  98              		.cfi_def_cfa_offset 0
  99 0052 7047     		bx	lr
 100              	.L3:
 101              		.align	2
 102              	.L2:
 103 0054 00100240 		.word	1073876992
 104 0058 0000FFF8 		.word	-117506048
 105              		.cfi_endproc
 106              	.LFE27:
 108              		.section	.text.RCC_HSEConfig,"ax",%progbits
 109              		.align	1
 110              		.global	RCC_HSEConfig
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	RCC_HSEConfig:
 116              	.LFB28:
 259:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 261:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 269:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 270:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 117              		.loc 1 271 1
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0000 80B4     		push	{r7}
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 4
 125              		.cfi_offset 7, -4
 126 0002 83B0     		sub	sp, sp, #12
 127              	.LCFI5:
 128              		.cfi_def_cfa_offset 16
 129 0004 00AF     		add	r7, sp, #0
 130              	.LCFI6:
 131              		.cfi_def_cfa_register 7
 132 0006 7860     		str	r0, [r7, #4]
 272:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 133              		.loc 1 276 11
 134 0008 134B     		ldr	r3, .L9
 135 000a 1B68     		ldr	r3, [r3]
 136 000c 124A     		ldr	r2, .L9
 137 000e 23F48033 		bic	r3, r3, #65536
 138 0012 1360     		str	r3, [r2]
 277:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 139              		.loc 1 278 11
 140 0014 104B     		ldr	r3, .L9
 141 0016 1B68     		ldr	r3, [r3]
 142 0018 0F4A     		ldr	r2, .L9
 143 001a 23F48023 		bic	r3, r3, #262144
 144 001e 1360     		str	r3, [r2]
 279:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 145              		.loc 1 280 3
 146 0020 7B68     		ldr	r3, [r7, #4]
 147 0022 B3F5803F 		cmp	r3, #65536
 148 0026 04D0     		beq	.L5
 149 0028 7B68     		ldr	r3, [r7, #4]
 150 002a B3F5802F 		cmp	r3, #262144
 151 002e 07D0     		beq	.L6
 281:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 282:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 286:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 287:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 290:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 291:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 292:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 293:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 152              		.loc 1 293 7
 153 0030 0DE0     		b	.L8
 154              	.L5:
 284:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 155              		.loc 1 284 15
 156 0032 094B     		ldr	r3, .L9
 157 0034 1B68     		ldr	r3, [r3]
 158 0036 084A     		ldr	r2, .L9
 159 0038 43F48033 		orr	r3, r3, #65536
 160 003c 1360     		str	r3, [r2]
 285:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 161              		.loc 1 285 7
 162 003e 06E0     		b	.L8
 163              	.L6:
 289:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 164              		.loc 1 289 15
 165 0040 054B     		ldr	r3, .L9
 166 0042 1B68     		ldr	r3, [r3]
 167 0044 044A     		ldr	r2, .L9
 168 0046 43F4A023 		orr	r3, r3, #327680
 169 004a 1360     		str	r3, [r2]
 290:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 170              		.loc 1 290 7
 171 004c 00BF     		nop
 172              	.L8:
 294:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 295:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 173              		.loc 1 295 1
 174 004e 00BF     		nop
 175 0050 0C37     		adds	r7, r7, #12
 176              	.LCFI7:
 177              		.cfi_def_cfa_offset 4
 178 0052 BD46     		mov	sp, r7
 179              	.LCFI8:
 180              		.cfi_def_cfa_register 13
 181              		@ sp needed
 182 0054 80BC     		pop	{r7}
 183              	.LCFI9:
 184              		.cfi_restore 7
 185              		.cfi_def_cfa_offset 0
 186 0056 7047     		bx	lr
 187              	.L10:
 188              		.align	2
 189              	.L9:
 190 0058 00100240 		.word	1073876992
 191              		.cfi_endproc
 192              	.LFE28:
 194              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 195              		.align	1
 196              		.global	RCC_WaitForHSEStartUp
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	RCC_WaitForHSEStartUp:
 202              	.LFB29:
 296:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 297:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 298:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 300:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 304:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 203              		.loc 1 305 1
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 8
 206              		@ frame_needed = 1, uses_anonymous_args = 0
 207 0000 80B5     		push	{r7, lr}
 208              	.LCFI10:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 7, -8
 211              		.cfi_offset 14, -4
 212 0002 82B0     		sub	sp, sp, #8
 213              	.LCFI11:
 214              		.cfi_def_cfa_offset 16
 215 0004 00AF     		add	r7, sp, #0
 216              	.LCFI12:
 217              		.cfi_def_cfa_register 7
 306:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 218              		.loc 1 306 17
 219 0006 0023     		movs	r3, #0
 220 0008 3B60     		str	r3, [r7]
 307:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 221              		.loc 1 307 15
 222 000a 0023     		movs	r3, #0
 223 000c FB71     		strb	r3, [r7, #7]
 308:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 224              		.loc 1 308 14
 225 000e 0023     		movs	r3, #0
 226 0010 BB71     		strb	r3, [r7, #6]
 227              	.L13:
 309:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 310:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
 312:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 313:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 228              		.loc 1 313 17 discriminator 2
 229 0012 3120     		movs	r0, #49
 230 0014 0F4B     		ldr	r3, .L17
 231 0016 9847     		blx	r3
 232              	.LVL0:
 233 0018 0346     		mov	r3, r0
 234 001a BB71     		strb	r3, [r7, #6]
 314:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 235              		.loc 1 314 19 discriminator 2
 236 001c 3B68     		ldr	r3, [r7]
 237 001e 0133     		adds	r3, r3, #1
 238 0020 3B60     		str	r3, [r7]
 315:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
 239              		.loc 1 315 27 discriminator 2
 240 0022 3B68     		ldr	r3, [r7]
 241              		.loc 1 315 3 discriminator 2
 242 0024 4FF6FF72 		movw	r2, #65535
 243 0028 9342     		cmp	r3, r2
 244 002a 02D0     		beq	.L12
 245              		.loc 1 315 50 discriminator 1
 246 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 247 002e 002B     		cmp	r3, #0
 248 0030 EFD0     		beq	.L13
 249              	.L12:
 316:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 317:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 250              		.loc 1 317 7
 251 0032 3120     		movs	r0, #49
 252 0034 074B     		ldr	r3, .L17
 253 0036 9847     		blx	r3
 254              	.LVL1:
 255 0038 0346     		mov	r3, r0
 256              		.loc 1 317 6
 257 003a 002B     		cmp	r3, #0
 258 003c 02D0     		beq	.L14
 318:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 319:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 259              		.loc 1 319 12
 260 003e 0123     		movs	r3, #1
 261 0040 FB71     		strb	r3, [r7, #7]
 262 0042 01E0     		b	.L15
 263              	.L14:
 320:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 321:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 322:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 323:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 264              		.loc 1 323 12
 265 0044 0023     		movs	r3, #0
 266 0046 FB71     		strb	r3, [r7, #7]
 267              	.L15:
 324:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 325:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 268              		.loc 1 325 10
 269 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 326:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 270              		.loc 1 326 1
 271 004a 1846     		mov	r0, r3
 272 004c 0837     		adds	r7, r7, #8
 273              	.LCFI13:
 274              		.cfi_def_cfa_offset 8
 275 004e BD46     		mov	sp, r7
 276              	.LCFI14:
 277              		.cfi_def_cfa_register 13
 278              		@ sp needed
 279 0050 80BD     		pop	{r7, pc}
 280              	.L18:
 281 0052 00BF     		.align	2
 282              	.L17:
 283 0054 00000000 		.word	RCC_GetFlagStatus
 284              		.cfi_endproc
 285              	.LFE29:
 287              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 288              		.align	1
 289              		.global	RCC_AdjustHSICalibrationValue
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	RCC_AdjustHSICalibrationValue:
 295              	.LFB30:
 327:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 328:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 329:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 333:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 334:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 296              		.loc 1 335 1
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 16
 299              		@ frame_needed = 1, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 301 0000 80B4     		push	{r7}
 302              	.LCFI15:
 303              		.cfi_def_cfa_offset 4
 304              		.cfi_offset 7, -4
 305 0002 85B0     		sub	sp, sp, #20
 306              	.LCFI16:
 307              		.cfi_def_cfa_offset 24
 308 0004 00AF     		add	r7, sp, #0
 309              	.LCFI17:
 310              		.cfi_def_cfa_register 7
 311 0006 0346     		mov	r3, r0
 312 0008 FB71     		strb	r3, [r7, #7]
 336:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 313              		.loc 1 336 12
 314 000a 0023     		movs	r3, #0
 315 000c FB60     		str	r3, [r7, #12]
 337:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 316              		.loc 1 339 15
 317 000e 0A4B     		ldr	r3, .L20
 318              		.loc 1 339 10
 319 0010 1B68     		ldr	r3, [r3]
 320 0012 FB60     		str	r3, [r7, #12]
 340:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 321              		.loc 1 341 10
 322 0014 FB68     		ldr	r3, [r7, #12]
 323 0016 23F0F803 		bic	r3, r3, #248
 324 001a FB60     		str	r3, [r7, #12]
 342:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 325              		.loc 1 343 13
 326 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 327              		.loc 1 343 43
 328 001e DB00     		lsls	r3, r3, #3
 329              		.loc 1 343 10
 330 0020 FA68     		ldr	r2, [r7, #12]
 331 0022 1343     		orrs	r3, r3, r2
 332 0024 FB60     		str	r3, [r7, #12]
 344:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 333              		.loc 1 345 6
 334 0026 044A     		ldr	r2, .L20
 335              		.loc 1 345 11
 336 0028 FB68     		ldr	r3, [r7, #12]
 337 002a 1360     		str	r3, [r2]
 346:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 338              		.loc 1 346 1
 339 002c 00BF     		nop
 340 002e 1437     		adds	r7, r7, #20
 341              	.LCFI18:
 342              		.cfi_def_cfa_offset 4
 343 0030 BD46     		mov	sp, r7
 344              	.LCFI19:
 345              		.cfi_def_cfa_register 13
 346              		@ sp needed
 347 0032 80BC     		pop	{r7}
 348              	.LCFI20:
 349              		.cfi_restore 7
 350              		.cfi_def_cfa_offset 0
 351 0034 7047     		bx	lr
 352              	.L21:
 353 0036 00BF     		.align	2
 354              	.L20:
 355 0038 00100240 		.word	1073876992
 356              		.cfi_endproc
 357              	.LFE30:
 359              		.section	.text.RCC_HSICmd,"ax",%progbits
 360              		.align	1
 361              		.global	RCC_HSICmd
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	RCC_HSICmd:
 367              	.LFB31:
 347:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 348:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 349:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 353:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 354:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 368              		.loc 1 355 1
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 1, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373 0000 80B4     		push	{r7}
 374              	.LCFI21:
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0002 83B0     		sub	sp, sp, #12
 378              	.LCFI22:
 379              		.cfi_def_cfa_offset 16
 380 0004 00AF     		add	r7, sp, #0
 381              	.LCFI23:
 382              		.cfi_def_cfa_register 7
 383 0006 0346     		mov	r3, r0
 384 0008 FB71     		strb	r3, [r7, #7]
 356:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 385              		.loc 1 358 3
 386 000a 044A     		ldr	r2, .L23
 387              		.loc 1 358 36
 388 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 389              		.loc 1 358 34
 390 000e 1360     		str	r3, [r2]
 359:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 391              		.loc 1 359 1
 392 0010 00BF     		nop
 393 0012 0C37     		adds	r7, r7, #12
 394              	.LCFI24:
 395              		.cfi_def_cfa_offset 4
 396 0014 BD46     		mov	sp, r7
 397              	.LCFI25:
 398              		.cfi_def_cfa_register 13
 399              		@ sp needed
 400 0016 80BC     		pop	{r7}
 401              	.LCFI26:
 402              		.cfi_restore 7
 403              		.cfi_def_cfa_offset 0
 404 0018 7047     		bx	lr
 405              	.L24:
 406 001a 00BF     		.align	2
 407              	.L23:
 408 001c 00004242 		.word	1111621632
 409              		.cfi_endproc
 410              	.LFE31:
 412              		.section	.text.RCC_PLLConfig,"ax",%progbits
 413              		.align	1
 414              		.global	RCC_PLLConfig
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	RCC_PLLConfig:
 420              	.LFB32:
 360:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 361:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 362:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
 366:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
 367:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 377:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 378:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 421              		.loc 1 379 1
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 16
 424              		@ frame_needed = 1, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 426 0000 80B4     		push	{r7}
 427              	.LCFI27:
 428              		.cfi_def_cfa_offset 4
 429              		.cfi_offset 7, -4
 430 0002 85B0     		sub	sp, sp, #20
 431              	.LCFI28:
 432              		.cfi_def_cfa_offset 24
 433 0004 00AF     		add	r7, sp, #0
 434              	.LCFI29:
 435              		.cfi_def_cfa_register 7
 436 0006 7860     		str	r0, [r7, #4]
 437 0008 3960     		str	r1, [r7]
 380:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 438              		.loc 1 380 12
 439 000a 0023     		movs	r3, #0
 440 000c FB60     		str	r3, [r7, #12]
 381:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 382:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 386:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 441              		.loc 1 386 15
 442 000e 0A4B     		ldr	r3, .L26
 443              		.loc 1 386 10
 444 0010 5B68     		ldr	r3, [r3, #4]
 445 0012 FB60     		str	r3, [r7, #12]
 387:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 446              		.loc 1 388 10
 447 0014 FB68     		ldr	r3, [r7, #12]
 448 0016 23F47C13 		bic	r3, r3, #4128768
 449 001a FB60     		str	r3, [r7, #12]
 389:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 450              		.loc 1 390 27
 451 001c 7A68     		ldr	r2, [r7, #4]
 452 001e 3B68     		ldr	r3, [r7]
 453 0020 1343     		orrs	r3, r3, r2
 454              		.loc 1 390 10
 455 0022 FA68     		ldr	r2, [r7, #12]
 456 0024 1343     		orrs	r3, r3, r2
 457 0026 FB60     		str	r3, [r7, #12]
 391:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 458              		.loc 1 392 6
 459 0028 034A     		ldr	r2, .L26
 460              		.loc 1 392 13
 461 002a FB68     		ldr	r3, [r7, #12]
 462 002c 5360     		str	r3, [r2, #4]
 393:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 463              		.loc 1 393 1
 464 002e 00BF     		nop
 465 0030 1437     		adds	r7, r7, #20
 466              	.LCFI30:
 467              		.cfi_def_cfa_offset 4
 468 0032 BD46     		mov	sp, r7
 469              	.LCFI31:
 470              		.cfi_def_cfa_register 13
 471              		@ sp needed
 472 0034 80BC     		pop	{r7}
 473              	.LCFI32:
 474              		.cfi_restore 7
 475              		.cfi_def_cfa_offset 0
 476 0036 7047     		bx	lr
 477              	.L27:
 478              		.align	2
 479              	.L26:
 480 0038 00100240 		.word	1073876992
 481              		.cfi_endproc
 482              	.LFE32:
 484              		.section	.text.RCC_PLLCmd,"ax",%progbits
 485              		.align	1
 486              		.global	RCC_PLLCmd
 487              		.syntax unified
 488              		.thumb
 489              		.thumb_func
 491              	RCC_PLLCmd:
 492              	.LFB33:
 394:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 396:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 400:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 401:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 493              		.loc 1 402 1
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 8
 496              		@ frame_needed = 1, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 498 0000 80B4     		push	{r7}
 499              	.LCFI33:
 500              		.cfi_def_cfa_offset 4
 501              		.cfi_offset 7, -4
 502 0002 83B0     		sub	sp, sp, #12
 503              	.LCFI34:
 504              		.cfi_def_cfa_offset 16
 505 0004 00AF     		add	r7, sp, #0
 506              	.LCFI35:
 507              		.cfi_def_cfa_register 7
 508 0006 0346     		mov	r3, r0
 509 0008 FB71     		strb	r3, [r7, #7]
 403:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 406:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 510              		.loc 1 406 3
 511 000a 044A     		ldr	r2, .L29
 512              		.loc 1 406 36
 513 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 514              		.loc 1 406 34
 515 000e 1360     		str	r3, [r2]
 407:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 516              		.loc 1 407 1
 517 0010 00BF     		nop
 518 0012 0C37     		adds	r7, r7, #12
 519              	.LCFI36:
 520              		.cfi_def_cfa_offset 4
 521 0014 BD46     		mov	sp, r7
 522              	.LCFI37:
 523              		.cfi_def_cfa_register 13
 524              		@ sp needed
 525 0016 80BC     		pop	{r7}
 526              	.LCFI38:
 527              		.cfi_restore 7
 528              		.cfi_def_cfa_offset 0
 529 0018 7047     		bx	lr
 530              	.L30:
 531 001a 00BF     		.align	2
 532              	.L29:
 533 001c 60004242 		.word	1111621728
 534              		.cfi_endproc
 535              	.LFE33:
 537              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 538              		.align	1
 539              		.global	RCC_SYSCLKConfig
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	RCC_SYSCLKConfig:
 545              	.LFB34:
 408:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 409:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 410:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 411:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 413:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 415:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 416:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 417:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 418:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 419:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 420:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 421:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 422:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 423:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 424:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 425:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 426:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 427:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 428:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 429:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 430:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 431:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 432:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 433:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 434:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 435:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 436:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 437:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 438:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 439:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 440:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 441:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 442:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 443:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 444:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 445:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 446:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 447:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 448:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 449:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 450:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 451:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 452:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 453:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 454:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 455:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 456:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 457:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 458:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 459:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 460:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 461:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 462:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 463:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 464:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 465:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 466:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 467:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 468:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 469:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 470:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 471:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 472:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 473:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 474:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 475:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 476:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 477:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 478:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 479:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 480:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 481:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 482:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 483:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 484:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 485:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 486:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 487:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 488:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 489:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 490:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 491:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 492:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 493:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 494:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 495:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 496:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 497:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 498:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 499:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 500:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 501:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 502:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 503:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 504:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 505:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 506:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 507:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 508:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 509:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 510:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 511:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 512:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 513:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 514:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 515:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 516:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 517:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 518:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 519:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 520:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 521:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 522:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 523:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 524:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 525:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 526:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 527:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 528:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 529:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 530:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 531:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 532:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 533:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 534:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 535:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 536:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 537:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 538:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 539:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 540:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 541:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 542:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 543:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 544:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 545:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 546:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 547:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 548:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 549:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 550:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 551:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 552:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 553:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 554:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 555:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 556:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 557:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 558:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 559:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 560:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 561:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 546              		.loc 1 561 1
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 16
 549              		@ frame_needed = 1, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 551 0000 80B4     		push	{r7}
 552              	.LCFI39:
 553              		.cfi_def_cfa_offset 4
 554              		.cfi_offset 7, -4
 555 0002 85B0     		sub	sp, sp, #20
 556              	.LCFI40:
 557              		.cfi_def_cfa_offset 24
 558 0004 00AF     		add	r7, sp, #0
 559              	.LCFI41:
 560              		.cfi_def_cfa_register 7
 561 0006 7860     		str	r0, [r7, #4]
 562:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 562              		.loc 1 562 12
 563 0008 0023     		movs	r3, #0
 564 000a FB60     		str	r3, [r7, #12]
 563:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 564:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 565:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 565              		.loc 1 565 15
 566 000c 094B     		ldr	r3, .L32
 567              		.loc 1 565 10
 568 000e 5B68     		ldr	r3, [r3, #4]
 569 0010 FB60     		str	r3, [r7, #12]
 566:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 567:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 570              		.loc 1 567 10
 571 0012 FB68     		ldr	r3, [r7, #12]
 572 0014 23F00303 		bic	r3, r3, #3
 573 0018 FB60     		str	r3, [r7, #12]
 568:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 569:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 574              		.loc 1 569 10
 575 001a FA68     		ldr	r2, [r7, #12]
 576 001c 7B68     		ldr	r3, [r7, #4]
 577 001e 1343     		orrs	r3, r3, r2
 578 0020 FB60     		str	r3, [r7, #12]
 570:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 571:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 579              		.loc 1 571 6
 580 0022 044A     		ldr	r2, .L32
 581              		.loc 1 571 13
 582 0024 FB68     		ldr	r3, [r7, #12]
 583 0026 5360     		str	r3, [r2, #4]
 572:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 584              		.loc 1 572 1
 585 0028 00BF     		nop
 586 002a 1437     		adds	r7, r7, #20
 587              	.LCFI42:
 588              		.cfi_def_cfa_offset 4
 589 002c BD46     		mov	sp, r7
 590              	.LCFI43:
 591              		.cfi_def_cfa_register 13
 592              		@ sp needed
 593 002e 80BC     		pop	{r7}
 594              	.LCFI44:
 595              		.cfi_restore 7
 596              		.cfi_def_cfa_offset 0
 597 0030 7047     		bx	lr
 598              	.L33:
 599 0032 00BF     		.align	2
 600              	.L32:
 601 0034 00100240 		.word	1073876992
 602              		.cfi_endproc
 603              	.LFE34:
 605              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 606              		.align	1
 607              		.global	RCC_GetSYSCLKSource
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	RCC_GetSYSCLKSource:
 613              	.LFB35:
 573:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 574:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 575:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 576:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 577:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 578:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 579:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 580:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 581:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 582:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 583:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 584:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 614              		.loc 1 584 1
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 1, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 619 0000 80B4     		push	{r7}
 620              	.LCFI45:
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 00AF     		add	r7, sp, #0
 624              	.LCFI46:
 625              		.cfi_def_cfa_register 7
 585:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 626              		.loc 1 585 24
 627 0004 044B     		ldr	r3, .L36
 628 0006 5B68     		ldr	r3, [r3, #4]
 629              		.loc 1 585 11
 630 0008 DBB2     		uxtb	r3, r3
 631 000a 03F00C03 		and	r3, r3, #12
 632 000e DBB2     		uxtb	r3, r3
 586:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 633              		.loc 1 586 1
 634 0010 1846     		mov	r0, r3
 635 0012 BD46     		mov	sp, r7
 636              	.LCFI47:
 637              		.cfi_def_cfa_register 13
 638              		@ sp needed
 639 0014 80BC     		pop	{r7}
 640              	.LCFI48:
 641              		.cfi_restore 7
 642              		.cfi_def_cfa_offset 0
 643 0016 7047     		bx	lr
 644              	.L37:
 645              		.align	2
 646              	.L36:
 647 0018 00100240 		.word	1073876992
 648              		.cfi_endproc
 649              	.LFE35:
 651              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 652              		.align	1
 653              		.global	RCC_HCLKConfig
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 658              	RCC_HCLKConfig:
 659              	.LFB36:
 587:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 588:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 589:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 590:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 591:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 592:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 593:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 594:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 595:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 596:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 597:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 598:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 599:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 600:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 601:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 602:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 603:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 604:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 605:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 660              		.loc 1 605 1
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 16
 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 665 0000 80B4     		push	{r7}
 666              	.LCFI49:
 667              		.cfi_def_cfa_offset 4
 668              		.cfi_offset 7, -4
 669 0002 85B0     		sub	sp, sp, #20
 670              	.LCFI50:
 671              		.cfi_def_cfa_offset 24
 672 0004 00AF     		add	r7, sp, #0
 673              	.LCFI51:
 674              		.cfi_def_cfa_register 7
 675 0006 7860     		str	r0, [r7, #4]
 606:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 676              		.loc 1 606 12
 677 0008 0023     		movs	r3, #0
 678 000a FB60     		str	r3, [r7, #12]
 607:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 608:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 609:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 679              		.loc 1 609 15
 680 000c 094B     		ldr	r3, .L39
 681              		.loc 1 609 10
 682 000e 5B68     		ldr	r3, [r3, #4]
 683 0010 FB60     		str	r3, [r7, #12]
 610:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 611:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 684              		.loc 1 611 10
 685 0012 FB68     		ldr	r3, [r7, #12]
 686 0014 23F0F003 		bic	r3, r3, #240
 687 0018 FB60     		str	r3, [r7, #12]
 612:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 613:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 688              		.loc 1 613 10
 689 001a FA68     		ldr	r2, [r7, #12]
 690 001c 7B68     		ldr	r3, [r7, #4]
 691 001e 1343     		orrs	r3, r3, r2
 692 0020 FB60     		str	r3, [r7, #12]
 614:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 615:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 693              		.loc 1 615 6
 694 0022 044A     		ldr	r2, .L39
 695              		.loc 1 615 13
 696 0024 FB68     		ldr	r3, [r7, #12]
 697 0026 5360     		str	r3, [r2, #4]
 616:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 698              		.loc 1 616 1
 699 0028 00BF     		nop
 700 002a 1437     		adds	r7, r7, #20
 701              	.LCFI52:
 702              		.cfi_def_cfa_offset 4
 703 002c BD46     		mov	sp, r7
 704              	.LCFI53:
 705              		.cfi_def_cfa_register 13
 706              		@ sp needed
 707 002e 80BC     		pop	{r7}
 708              	.LCFI54:
 709              		.cfi_restore 7
 710              		.cfi_def_cfa_offset 0
 711 0030 7047     		bx	lr
 712              	.L40:
 713 0032 00BF     		.align	2
 714              	.L39:
 715 0034 00100240 		.word	1073876992
 716              		.cfi_endproc
 717              	.LFE36:
 719              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 720              		.align	1
 721              		.global	RCC_PCLK1Config
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 726              	RCC_PCLK1Config:
 727              	.LFB37:
 617:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 618:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 619:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 620:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 621:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 622:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 623:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 624:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 625:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 626:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 627:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 628:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 629:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 630:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 631:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 728              		.loc 1 631 1
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 16
 731              		@ frame_needed = 1, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 733 0000 80B4     		push	{r7}
 734              	.LCFI55:
 735              		.cfi_def_cfa_offset 4
 736              		.cfi_offset 7, -4
 737 0002 85B0     		sub	sp, sp, #20
 738              	.LCFI56:
 739              		.cfi_def_cfa_offset 24
 740 0004 00AF     		add	r7, sp, #0
 741              	.LCFI57:
 742              		.cfi_def_cfa_register 7
 743 0006 7860     		str	r0, [r7, #4]
 632:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 744              		.loc 1 632 12
 745 0008 0023     		movs	r3, #0
 746 000a FB60     		str	r3, [r7, #12]
 633:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 634:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 635:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 747              		.loc 1 635 15
 748 000c 094B     		ldr	r3, .L42
 749              		.loc 1 635 10
 750 000e 5B68     		ldr	r3, [r3, #4]
 751 0010 FB60     		str	r3, [r7, #12]
 636:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 637:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 752              		.loc 1 637 10
 753 0012 FB68     		ldr	r3, [r7, #12]
 754 0014 23F4E063 		bic	r3, r3, #1792
 755 0018 FB60     		str	r3, [r7, #12]
 638:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 639:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 756              		.loc 1 639 10
 757 001a FA68     		ldr	r2, [r7, #12]
 758 001c 7B68     		ldr	r3, [r7, #4]
 759 001e 1343     		orrs	r3, r3, r2
 760 0020 FB60     		str	r3, [r7, #12]
 640:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 641:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 761              		.loc 1 641 6
 762 0022 044A     		ldr	r2, .L42
 763              		.loc 1 641 13
 764 0024 FB68     		ldr	r3, [r7, #12]
 765 0026 5360     		str	r3, [r2, #4]
 642:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 766              		.loc 1 642 1
 767 0028 00BF     		nop
 768 002a 1437     		adds	r7, r7, #20
 769              	.LCFI58:
 770              		.cfi_def_cfa_offset 4
 771 002c BD46     		mov	sp, r7
 772              	.LCFI59:
 773              		.cfi_def_cfa_register 13
 774              		@ sp needed
 775 002e 80BC     		pop	{r7}
 776              	.LCFI60:
 777              		.cfi_restore 7
 778              		.cfi_def_cfa_offset 0
 779 0030 7047     		bx	lr
 780              	.L43:
 781 0032 00BF     		.align	2
 782              	.L42:
 783 0034 00100240 		.word	1073876992
 784              		.cfi_endproc
 785              	.LFE37:
 787              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 788              		.align	1
 789              		.global	RCC_PCLK2Config
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	RCC_PCLK2Config:
 795              	.LFB38:
 643:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 644:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 645:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 646:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 647:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 648:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 649:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 650:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 651:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 652:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 653:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 654:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 655:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 656:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 657:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 796              		.loc 1 657 1
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 16
 799              		@ frame_needed = 1, uses_anonymous_args = 0
 800              		@ link register save eliminated.
 801 0000 80B4     		push	{r7}
 802              	.LCFI61:
 803              		.cfi_def_cfa_offset 4
 804              		.cfi_offset 7, -4
 805 0002 85B0     		sub	sp, sp, #20
 806              	.LCFI62:
 807              		.cfi_def_cfa_offset 24
 808 0004 00AF     		add	r7, sp, #0
 809              	.LCFI63:
 810              		.cfi_def_cfa_register 7
 811 0006 7860     		str	r0, [r7, #4]
 658:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 812              		.loc 1 658 12
 813 0008 0023     		movs	r3, #0
 814 000a FB60     		str	r3, [r7, #12]
 659:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 660:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 661:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 815              		.loc 1 661 15
 816 000c 094B     		ldr	r3, .L45
 817              		.loc 1 661 10
 818 000e 5B68     		ldr	r3, [r3, #4]
 819 0010 FB60     		str	r3, [r7, #12]
 662:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 663:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 820              		.loc 1 663 10
 821 0012 FB68     		ldr	r3, [r7, #12]
 822 0014 23F46053 		bic	r3, r3, #14336
 823 0018 FB60     		str	r3, [r7, #12]
 664:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 665:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 824              		.loc 1 665 22
 825 001a 7B68     		ldr	r3, [r7, #4]
 826 001c DB00     		lsls	r3, r3, #3
 827              		.loc 1 665 10
 828 001e FA68     		ldr	r2, [r7, #12]
 829 0020 1343     		orrs	r3, r3, r2
 830 0022 FB60     		str	r3, [r7, #12]
 666:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 667:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 831              		.loc 1 667 6
 832 0024 034A     		ldr	r2, .L45
 833              		.loc 1 667 13
 834 0026 FB68     		ldr	r3, [r7, #12]
 835 0028 5360     		str	r3, [r2, #4]
 668:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 836              		.loc 1 668 1
 837 002a 00BF     		nop
 838 002c 1437     		adds	r7, r7, #20
 839              	.LCFI64:
 840              		.cfi_def_cfa_offset 4
 841 002e BD46     		mov	sp, r7
 842              	.LCFI65:
 843              		.cfi_def_cfa_register 13
 844              		@ sp needed
 845 0030 80BC     		pop	{r7}
 846              	.LCFI66:
 847              		.cfi_restore 7
 848              		.cfi_def_cfa_offset 0
 849 0032 7047     		bx	lr
 850              	.L46:
 851              		.align	2
 852              	.L45:
 853 0034 00100240 		.word	1073876992
 854              		.cfi_endproc
 855              	.LFE38:
 857              		.section	.text.RCC_ITConfig,"ax",%progbits
 858              		.align	1
 859              		.global	RCC_ITConfig
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	RCC_ITConfig:
 865              	.LFB39:
 669:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 670:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 671:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 672:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 673:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 674:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 675:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 676:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 677:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 678:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 679:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 680:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 681:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 682:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 683:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 684:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 685:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 686:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 687:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 688:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 689:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 690:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 691:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 692:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 693:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 694:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 695:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 696:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 697:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 866              		.loc 1 697 1
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 8
 869              		@ frame_needed = 1, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 871 0000 80B4     		push	{r7}
 872              	.LCFI67:
 873              		.cfi_def_cfa_offset 4
 874              		.cfi_offset 7, -4
 875 0002 83B0     		sub	sp, sp, #12
 876              	.LCFI68:
 877              		.cfi_def_cfa_offset 16
 878 0004 00AF     		add	r7, sp, #0
 879              	.LCFI69:
 880              		.cfi_def_cfa_register 7
 881 0006 0346     		mov	r3, r0
 882 0008 0A46     		mov	r2, r1
 883 000a FB71     		strb	r3, [r7, #7]
 884 000c 1346     		mov	r3, r2
 885 000e BB71     		strb	r3, [r7, #6]
 698:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 699:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 700:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 701:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 886              		.loc 1 701 6
 887 0010 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 888 0012 002B     		cmp	r3, #0
 889 0014 08D0     		beq	.L48
 702:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 703:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 704:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 890              		.loc 1 704 41
 891 0016 0C4B     		ldr	r3, .L51
 892 0018 1B78     		ldrb	r3, [r3]
 893 001a DAB2     		uxtb	r2, r3
 894 001c 0A49     		ldr	r1, .L51
 895 001e FB79     		ldrb	r3, [r7, #7]
 896 0020 1343     		orrs	r3, r3, r2
 897 0022 DBB2     		uxtb	r3, r3
 898 0024 0B70     		strb	r3, [r1]
 705:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 706:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 707:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 708:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 709:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 710:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 711:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 899              		.loc 1 711 1
 900 0026 09E0     		b	.L50
 901              	.L48:
 709:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 902              		.loc 1 709 41
 903 0028 074B     		ldr	r3, .L51
 904 002a 1B78     		ldrb	r3, [r3]
 905 002c DAB2     		uxtb	r2, r3
 709:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 906              		.loc 1 709 44
 907 002e FB79     		ldrb	r3, [r7, #7]
 908 0030 DB43     		mvns	r3, r3
 909 0032 DBB2     		uxtb	r3, r3
 709:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 910              		.loc 1 709 41
 911 0034 0449     		ldr	r1, .L51
 912 0036 1340     		ands	r3, r3, r2
 913 0038 DBB2     		uxtb	r3, r3
 914 003a 0B70     		strb	r3, [r1]
 915              	.L50:
 916              		.loc 1 711 1
 917 003c 00BF     		nop
 918 003e 0C37     		adds	r7, r7, #12
 919              	.LCFI70:
 920              		.cfi_def_cfa_offset 4
 921 0040 BD46     		mov	sp, r7
 922              	.LCFI71:
 923              		.cfi_def_cfa_register 13
 924              		@ sp needed
 925 0042 80BC     		pop	{r7}
 926              	.LCFI72:
 927              		.cfi_restore 7
 928              		.cfi_def_cfa_offset 0
 929 0044 7047     		bx	lr
 930              	.L52:
 931 0046 00BF     		.align	2
 932              	.L51:
 933 0048 09100240 		.word	1073877001
 934              		.cfi_endproc
 935              	.LFE39:
 937              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 938              		.align	1
 939              		.global	RCC_USBCLKConfig
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 944              	RCC_USBCLKConfig:
 945              	.LFB40:
 712:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 713:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 714:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 715:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 716:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 717:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 718:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 719:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 720:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 721:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 722:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 723:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 724:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 725:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 946              		.loc 1 725 1
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 8
 949              		@ frame_needed = 1, uses_anonymous_args = 0
 950              		@ link register save eliminated.
 951 0000 80B4     		push	{r7}
 952              	.LCFI73:
 953              		.cfi_def_cfa_offset 4
 954              		.cfi_offset 7, -4
 955 0002 83B0     		sub	sp, sp, #12
 956              	.LCFI74:
 957              		.cfi_def_cfa_offset 16
 958 0004 00AF     		add	r7, sp, #0
 959              	.LCFI75:
 960              		.cfi_def_cfa_register 7
 961 0006 7860     		str	r0, [r7, #4]
 726:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 727:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 728:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 729:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 962              		.loc 1 729 3
 963 0008 034A     		ldr	r2, .L54
 964              		.loc 1 729 37
 965 000a 7B68     		ldr	r3, [r7, #4]
 966 000c 1360     		str	r3, [r2]
 730:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 967              		.loc 1 730 1
 968 000e 00BF     		nop
 969 0010 0C37     		adds	r7, r7, #12
 970              	.LCFI76:
 971              		.cfi_def_cfa_offset 4
 972 0012 BD46     		mov	sp, r7
 973              	.LCFI77:
 974              		.cfi_def_cfa_register 13
 975              		@ sp needed
 976 0014 80BC     		pop	{r7}
 977              	.LCFI78:
 978              		.cfi_restore 7
 979              		.cfi_def_cfa_offset 0
 980 0016 7047     		bx	lr
 981              	.L55:
 982              		.align	2
 983              	.L54:
 984 0018 D8004242 		.word	1111621848
 985              		.cfi_endproc
 986              	.LFE40:
 988              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 989              		.align	1
 990              		.global	RCC_ADCCLKConfig
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 995              	RCC_ADCCLKConfig:
 996              	.LFB41:
 731:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 732:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 733:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 734:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 735:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 736:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 737:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 738:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 739:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 740:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 741:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 742:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 743:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 744:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 745:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 746:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 747:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 748:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 749:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 750:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 751:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 752:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 753:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 754:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 755:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 756:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 757:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 758:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 759:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 760:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 761:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 762:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 763:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 997              		.loc 1 763 1
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 16
 1000              		@ frame_needed = 1, uses_anonymous_args = 0
 1001              		@ link register save eliminated.
 1002 0000 80B4     		push	{r7}
 1003              	.LCFI79:
 1004              		.cfi_def_cfa_offset 4
 1005              		.cfi_offset 7, -4
 1006 0002 85B0     		sub	sp, sp, #20
 1007              	.LCFI80:
 1008              		.cfi_def_cfa_offset 24
 1009 0004 00AF     		add	r7, sp, #0
 1010              	.LCFI81:
 1011              		.cfi_def_cfa_register 7
 1012 0006 7860     		str	r0, [r7, #4]
 764:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 1013              		.loc 1 764 12
 1014 0008 0023     		movs	r3, #0
 1015 000a FB60     		str	r3, [r7, #12]
 765:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 766:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 767:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1016              		.loc 1 767 15
 1017 000c 094B     		ldr	r3, .L57
 1018              		.loc 1 767 10
 1019 000e 5B68     		ldr	r3, [r3, #4]
 1020 0010 FB60     		str	r3, [r7, #12]
 768:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 769:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 1021              		.loc 1 769 10
 1022 0012 FB68     		ldr	r3, [r7, #12]
 1023 0014 23F44043 		bic	r3, r3, #49152
 1024 0018 FB60     		str	r3, [r7, #12]
 770:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 771:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 1025              		.loc 1 771 10
 1026 001a FA68     		ldr	r2, [r7, #12]
 1027 001c 7B68     		ldr	r3, [r7, #4]
 1028 001e 1343     		orrs	r3, r3, r2
 1029 0020 FB60     		str	r3, [r7, #12]
 772:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 773:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 1030              		.loc 1 773 6
 1031 0022 044A     		ldr	r2, .L57
 1032              		.loc 1 773 13
 1033 0024 FB68     		ldr	r3, [r7, #12]
 1034 0026 5360     		str	r3, [r2, #4]
 774:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1035              		.loc 1 774 1
 1036 0028 00BF     		nop
 1037 002a 1437     		adds	r7, r7, #20
 1038              	.LCFI82:
 1039              		.cfi_def_cfa_offset 4
 1040 002c BD46     		mov	sp, r7
 1041              	.LCFI83:
 1042              		.cfi_def_cfa_register 13
 1043              		@ sp needed
 1044 002e 80BC     		pop	{r7}
 1045              	.LCFI84:
 1046              		.cfi_restore 7
 1047              		.cfi_def_cfa_offset 0
 1048 0030 7047     		bx	lr
 1049              	.L58:
 1050 0032 00BF     		.align	2
 1051              	.L57:
 1052 0034 00100240 		.word	1073876992
 1053              		.cfi_endproc
 1054              	.LFE41:
 1056              		.section	.text.RCC_LSEConfig,"ax",%progbits
 1057              		.align	1
 1058              		.global	RCC_LSEConfig
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1063              	RCC_LSEConfig:
 1064              	.LFB42:
 775:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 776:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 777:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 778:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 779:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 780:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 781:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 782:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 783:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 784:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 785:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 786:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 787:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 788:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 789:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 790:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 791:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 792:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 793:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 794:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 795:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 796:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 797:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 798:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 799:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 800:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 801:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 802:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 803:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 804:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 805:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 806:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 807:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 808:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 809:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 810:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 811:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 812:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 813:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 814:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 815:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 816:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 817:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 818:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 819:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 820:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 821:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 822:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 823:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 824:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 825:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 826:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1065              		.loc 1 826 1
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 8
 1068              		@ frame_needed = 1, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 1070 0000 80B4     		push	{r7}
 1071              	.LCFI85:
 1072              		.cfi_def_cfa_offset 4
 1073              		.cfi_offset 7, -4
 1074 0002 83B0     		sub	sp, sp, #12
 1075              	.LCFI86:
 1076              		.cfi_def_cfa_offset 16
 1077 0004 00AF     		add	r7, sp, #0
 1078              	.LCFI87:
 1079              		.cfi_def_cfa_register 7
 1080 0006 0346     		mov	r3, r0
 1081 0008 FB71     		strb	r3, [r7, #7]
 827:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 828:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 829:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 830:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 831:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1082              		.loc 1 831 3
 1083 000a 0C4B     		ldr	r3, .L64
 1084              		.loc 1 831 34
 1085 000c 0022     		movs	r2, #0
 1086 000e 1A70     		strb	r2, [r3]
 832:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 833:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1087              		.loc 1 833 3
 1088 0010 0A4B     		ldr	r3, .L64
 1089              		.loc 1 833 34
 1090 0012 0022     		movs	r2, #0
 1091 0014 1A70     		strb	r2, [r3]
 834:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 835:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 1092              		.loc 1 835 3
 1093 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1094 0018 012B     		cmp	r3, #1
 1095 001a 02D0     		beq	.L60
 1096 001c 042B     		cmp	r3, #4
 1097 001e 04D0     		beq	.L61
 836:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 837:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 838:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 839:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 840:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 841:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 842:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 843:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 844:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 845:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 846:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 847:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 848:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 1098              		.loc 1 848 7
 1099 0020 07E0     		b	.L63
 1100              	.L60:
 839:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1101              		.loc 1 839 7
 1102 0022 064B     		ldr	r3, .L64
 839:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1103              		.loc 1 839 38
 1104 0024 0122     		movs	r2, #1
 1105 0026 1A70     		strb	r2, [r3]
 840:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1106              		.loc 1 840 7
 1107 0028 03E0     		b	.L63
 1108              	.L61:
 844:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 1109              		.loc 1 844 7
 1110 002a 044B     		ldr	r3, .L64
 844:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 1111              		.loc 1 844 38
 1112 002c 0522     		movs	r2, #5
 1113 002e 1A70     		strb	r2, [r3]
 845:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1114              		.loc 1 845 7
 1115 0030 00BF     		nop
 1116              	.L63:
 849:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 850:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1117              		.loc 1 850 1
 1118 0032 00BF     		nop
 1119 0034 0C37     		adds	r7, r7, #12
 1120              	.LCFI88:
 1121              		.cfi_def_cfa_offset 4
 1122 0036 BD46     		mov	sp, r7
 1123              	.LCFI89:
 1124              		.cfi_def_cfa_register 13
 1125              		@ sp needed
 1126 0038 80BC     		pop	{r7}
 1127              	.LCFI90:
 1128              		.cfi_restore 7
 1129              		.cfi_def_cfa_offset 0
 1130 003a 7047     		bx	lr
 1131              	.L65:
 1132              		.align	2
 1133              	.L64:
 1134 003c 20100240 		.word	1073877024
 1135              		.cfi_endproc
 1136              	.LFE42:
 1138              		.section	.text.RCC_LSICmd,"ax",%progbits
 1139              		.align	1
 1140              		.global	RCC_LSICmd
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1145              	RCC_LSICmd:
 1146              	.LFB43:
 851:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 852:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 853:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 854:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 855:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 856:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 857:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 858:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 859:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1147              		.loc 1 859 1
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 8
 1150              		@ frame_needed = 1, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 1152 0000 80B4     		push	{r7}
 1153              	.LCFI91:
 1154              		.cfi_def_cfa_offset 4
 1155              		.cfi_offset 7, -4
 1156 0002 83B0     		sub	sp, sp, #12
 1157              	.LCFI92:
 1158              		.cfi_def_cfa_offset 16
 1159 0004 00AF     		add	r7, sp, #0
 1160              	.LCFI93:
 1161              		.cfi_def_cfa_register 7
 1162 0006 0346     		mov	r3, r0
 1163 0008 FB71     		strb	r3, [r7, #7]
 860:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 861:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 862:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 1164              		.loc 1 862 3
 1165 000a 044A     		ldr	r2, .L67
 1166              		.loc 1 862 37
 1167 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1168              		.loc 1 862 35
 1169 000e 1360     		str	r3, [r2]
 863:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1170              		.loc 1 863 1
 1171 0010 00BF     		nop
 1172 0012 0C37     		adds	r7, r7, #12
 1173              	.LCFI94:
 1174              		.cfi_def_cfa_offset 4
 1175 0014 BD46     		mov	sp, r7
 1176              	.LCFI95:
 1177              		.cfi_def_cfa_register 13
 1178              		@ sp needed
 1179 0016 80BC     		pop	{r7}
 1180              	.LCFI96:
 1181              		.cfi_restore 7
 1182              		.cfi_def_cfa_offset 0
 1183 0018 7047     		bx	lr
 1184              	.L68:
 1185 001a 00BF     		.align	2
 1186              	.L67:
 1187 001c 80044242 		.word	1111622784
 1188              		.cfi_endproc
 1189              	.LFE43:
 1191              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1192              		.align	1
 1193              		.global	RCC_RTCCLKConfig
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1198              	RCC_RTCCLKConfig:
 1199              	.LFB44:
 864:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 865:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 866:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 867:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it cant be changed unless the Backup domain is reset.
 868:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 869:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 870:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 871:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 872:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 873:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 874:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 875:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 876:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1200              		.loc 1 876 1
 1201              		.cfi_startproc
 1202              		@ args = 0, pretend = 0, frame = 8
 1203              		@ frame_needed = 1, uses_anonymous_args = 0
 1204              		@ link register save eliminated.
 1205 0000 80B4     		push	{r7}
 1206              	.LCFI97:
 1207              		.cfi_def_cfa_offset 4
 1208              		.cfi_offset 7, -4
 1209 0002 83B0     		sub	sp, sp, #12
 1210              	.LCFI98:
 1211              		.cfi_def_cfa_offset 16
 1212 0004 00AF     		add	r7, sp, #0
 1213              	.LCFI99:
 1214              		.cfi_def_cfa_register 7
 1215 0006 7860     		str	r0, [r7, #4]
 877:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 878:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 879:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 880:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1216              		.loc 1 880 13
 1217 0008 054B     		ldr	r3, .L70
 1218 000a 1A6A     		ldr	r2, [r3, #32]
 1219 000c 0449     		ldr	r1, .L70
 1220 000e 7B68     		ldr	r3, [r7, #4]
 1221 0010 1343     		orrs	r3, r3, r2
 1222 0012 0B62     		str	r3, [r1, #32]
 881:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1223              		.loc 1 881 1
 1224 0014 00BF     		nop
 1225 0016 0C37     		adds	r7, r7, #12
 1226              	.LCFI100:
 1227              		.cfi_def_cfa_offset 4
 1228 0018 BD46     		mov	sp, r7
 1229              	.LCFI101:
 1230              		.cfi_def_cfa_register 13
 1231              		@ sp needed
 1232 001a 80BC     		pop	{r7}
 1233              	.LCFI102:
 1234              		.cfi_restore 7
 1235              		.cfi_def_cfa_offset 0
 1236 001c 7047     		bx	lr
 1237              	.L71:
 1238 001e 00BF     		.align	2
 1239              	.L70:
 1240 0020 00100240 		.word	1073876992
 1241              		.cfi_endproc
 1242              	.LFE44:
 1244              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1245              		.align	1
 1246              		.global	RCC_RTCCLKCmd
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1251              	RCC_RTCCLKCmd:
 1252              	.LFB45:
 882:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 883:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 884:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 885:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 886:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 887:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 888:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 889:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 890:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1253              		.loc 1 890 1
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 8
 1256              		@ frame_needed = 1, uses_anonymous_args = 0
 1257              		@ link register save eliminated.
 1258 0000 80B4     		push	{r7}
 1259              	.LCFI103:
 1260              		.cfi_def_cfa_offset 4
 1261              		.cfi_offset 7, -4
 1262 0002 83B0     		sub	sp, sp, #12
 1263              	.LCFI104:
 1264              		.cfi_def_cfa_offset 16
 1265 0004 00AF     		add	r7, sp, #0
 1266              	.LCFI105:
 1267              		.cfi_def_cfa_register 7
 1268 0006 0346     		mov	r3, r0
 1269 0008 FB71     		strb	r3, [r7, #7]
 891:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 892:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 893:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1270              		.loc 1 893 3
 1271 000a 044A     		ldr	r2, .L73
 1272              		.loc 1 893 38
 1273 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1274              		.loc 1 893 36
 1275 000e 1360     		str	r3, [r2]
 894:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1276              		.loc 1 894 1
 1277 0010 00BF     		nop
 1278 0012 0C37     		adds	r7, r7, #12
 1279              	.LCFI106:
 1280              		.cfi_def_cfa_offset 4
 1281 0014 BD46     		mov	sp, r7
 1282              	.LCFI107:
 1283              		.cfi_def_cfa_register 13
 1284              		@ sp needed
 1285 0016 80BC     		pop	{r7}
 1286              	.LCFI108:
 1287              		.cfi_restore 7
 1288              		.cfi_def_cfa_offset 0
 1289 0018 7047     		bx	lr
 1290              	.L74:
 1291 001a 00BF     		.align	2
 1292              	.L73:
 1293 001c 3C044242 		.word	1111622716
 1294              		.cfi_endproc
 1295              	.LFE45:
 1297              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1298              		.align	1
 1299              		.global	RCC_GetClocksFreq
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1304              	RCC_GetClocksFreq:
 1305              	.LFB46:
 895:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 896:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 897:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 898:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 899:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the clocks frequencies.
 900:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 901:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 902:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 903:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1306              		.loc 1 903 1
 1307              		.cfi_startproc
 1308              		@ args = 0, pretend = 0, frame = 24
 1309              		@ frame_needed = 1, uses_anonymous_args = 0
 1310              		@ link register save eliminated.
 1311 0000 80B4     		push	{r7}
 1312              	.LCFI109:
 1313              		.cfi_def_cfa_offset 4
 1314              		.cfi_offset 7, -4
 1315 0002 87B0     		sub	sp, sp, #28
 1316              	.LCFI110:
 1317              		.cfi_def_cfa_offset 32
 1318 0004 00AF     		add	r7, sp, #0
 1319              	.LCFI111:
 1320              		.cfi_def_cfa_register 7
 1321 0006 7860     		str	r0, [r7, #4]
 904:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1322              		.loc 1 904 12
 1323 0008 0023     		movs	r3, #0
 1324 000a 7B61     		str	r3, [r7, #20]
 1325              		.loc 1 904 21
 1326 000c 0023     		movs	r3, #0
 1327 000e 3B61     		str	r3, [r7, #16]
 1328              		.loc 1 904 34
 1329 0010 0023     		movs	r3, #0
 1330 0012 FB60     		str	r3, [r7, #12]
 1331              		.loc 1 904 49
 1332 0014 0023     		movs	r3, #0
 1333 0016 BB60     		str	r3, [r7, #8]
 905:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 906:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 907:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 908:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 909:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 910:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 911:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1334              		.loc 1 911 12
 1335 0018 4F4B     		ldr	r3, .L84
 1336 001a 5B68     		ldr	r3, [r3, #4]
 1337              		.loc 1 911 7
 1338 001c 03F00C03 		and	r3, r3, #12
 1339 0020 7B61     		str	r3, [r7, #20]
 912:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 913:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 1340              		.loc 1 913 3
 1341 0022 7B69     		ldr	r3, [r7, #20]
 1342 0024 082B     		cmp	r3, #8
 1343 0026 11D0     		beq	.L76
 1344 0028 7B69     		ldr	r3, [r7, #20]
 1345 002a 082B     		cmp	r3, #8
 1346 002c 3AD8     		bhi	.L77
 1347 002e 7B69     		ldr	r3, [r7, #20]
 1348 0030 002B     		cmp	r3, #0
 1349 0032 03D0     		beq	.L78
 1350 0034 7B69     		ldr	r3, [r7, #20]
 1351 0036 042B     		cmp	r3, #4
 1352 0038 04D0     		beq	.L79
 1353 003a 33E0     		b	.L77
 1354              	.L78:
 914:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 915:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 916:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 1355              		.loc 1 916 36
 1356 003c 7B68     		ldr	r3, [r7, #4]
 1357 003e 474A     		ldr	r2, .L84+4
 1358 0040 1A60     		str	r2, [r3]
 917:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1359              		.loc 1 917 7
 1360 0042 33E0     		b	.L80
 1361              	.L79:
 918:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 919:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 1362              		.loc 1 919 36
 1363 0044 7B68     		ldr	r3, [r7, #4]
 1364 0046 464A     		ldr	r2, .L84+8
 1365 0048 1A60     		str	r2, [r3]
 920:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1366              		.loc 1 920 7
 1367 004a 2FE0     		b	.L80
 1368              	.L76:
 921:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 922:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 923:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 924:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1369              		.loc 1 924 20
 1370 004c 424B     		ldr	r3, .L84
 1371 004e 5B68     		ldr	r3, [r3, #4]
 1372              		.loc 1 924 15
 1373 0050 03F47013 		and	r3, r3, #3932160
 1374 0054 3B61     		str	r3, [r7, #16]
 925:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1375              		.loc 1 925 22
 1376 0056 404B     		ldr	r3, .L84
 1377 0058 5B68     		ldr	r3, [r3, #4]
 1378              		.loc 1 925 17
 1379 005a 03F48033 		and	r3, r3, #65536
 1380 005e FB60     		str	r3, [r7, #12]
 926:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 927:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 928:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1381              		.loc 1 928 27
 1382 0060 3B69     		ldr	r3, [r7, #16]
 1383 0062 9B0C     		lsrs	r3, r3, #18
 1384              		.loc 1 928 15
 1385 0064 0233     		adds	r3, r3, #2
 1386 0066 3B61     		str	r3, [r7, #16]
 929:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 930:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1387              		.loc 1 930 10
 1388 0068 FB68     		ldr	r3, [r7, #12]
 1389 006a 002B     		cmp	r3, #0
 1390 006c 06D1     		bne	.L81
 931:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 932:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 1391              		.loc 1 932 57
 1392 006e 3B69     		ldr	r3, [r7, #16]
 1393 0070 3C4A     		ldr	r2, .L84+12
 1394 0072 03FB02F2 		mul	r2, r3, r2
 1395              		.loc 1 932 38
 1396 0076 7B68     		ldr	r3, [r7, #4]
 1397 0078 1A60     		str	r2, [r3]
 933:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 934:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 935:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSE selected as PLL clock entry */
 936:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 937:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 938:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 939:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 940:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 941:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 942:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 943:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 944:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 945:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 946:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 947:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 948:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 949:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 950:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 951:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 952:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 953:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 954:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 955:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 956:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 957:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 958:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 959:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 960:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 961:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 962:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 963:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 964:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 965:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 966:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 967:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 968:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 969:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 970:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull;          
 971:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 972:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 973:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 974:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 975:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 976:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 977:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 978:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor)
 979:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 980:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 981:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 982:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1398              		.loc 1 982 7
 1399 007a 17E0     		b	.L80
 1400              	.L81:
 936:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1401              		.loc 1 936 17
 1402 007c 364B     		ldr	r3, .L84
 1403 007e 5B68     		ldr	r3, [r3, #4]
 936:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1404              		.loc 1 936 24
 1405 0080 03F40033 		and	r3, r3, #131072
 936:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1406              		.loc 1 936 12
 1407 0084 002B     		cmp	r3, #0
 1408 0086 06D0     		beq	.L83
 938:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1409              		.loc 1 938 59
 1410 0088 3B69     		ldr	r3, [r7, #16]
 1411 008a 344A     		ldr	r2, .L84+4
 1412 008c 03FB02F2 		mul	r2, r3, r2
 938:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1413              		.loc 1 938 40
 1414 0090 7B68     		ldr	r3, [r7, #4]
 1415 0092 1A60     		str	r2, [r3]
 1416              		.loc 1 982 7
 1417 0094 0AE0     		b	.L80
 1418              	.L83:
 942:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1419              		.loc 1 942 52
 1420 0096 3B69     		ldr	r3, [r7, #16]
 1421 0098 314A     		ldr	r2, .L84+8
 1422 009a 03FB02F2 		mul	r2, r3, r2
 942:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1423              		.loc 1 942 40
 1424 009e 7B68     		ldr	r3, [r7, #4]
 1425 00a0 1A60     		str	r2, [r3]
 1426              		.loc 1 982 7
 1427 00a2 03E0     		b	.L80
 1428              	.L77:
 983:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 984:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 985:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 1429              		.loc 1 985 36
 1430 00a4 7B68     		ldr	r3, [r7, #4]
 1431 00a6 2D4A     		ldr	r2, .L84+4
 1432 00a8 1A60     		str	r2, [r3]
 986:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1433              		.loc 1 986 7
 1434 00aa 00BF     		nop
 1435              	.L80:
 987:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 988:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 989:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
 990:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
 991:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1436              		.loc 1 991 12
 1437 00ac 2A4B     		ldr	r3, .L84
 1438 00ae 5B68     		ldr	r3, [r3, #4]
 1439              		.loc 1 991 7
 1440 00b0 03F0F003 		and	r3, r3, #240
 1441 00b4 7B61     		str	r3, [r7, #20]
 992:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1442              		.loc 1 992 7
 1443 00b6 7B69     		ldr	r3, [r7, #20]
 1444 00b8 1B09     		lsrs	r3, r3, #4
 1445 00ba 7B61     		str	r3, [r7, #20]
 993:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1446              		.loc 1 993 27
 1447 00bc 2A4A     		ldr	r2, .L84+16
 1448 00be 7B69     		ldr	r3, [r7, #20]
 1449 00c0 1344     		add	r3, r3, r2
 1450 00c2 1B78     		ldrb	r3, [r3]
 1451 00c4 DBB2     		uxtb	r3, r3
 1452              		.loc 1 993 9
 1453 00c6 BB60     		str	r3, [r7, #8]
 994:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
 995:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1454              		.loc 1 995 42
 1455 00c8 7B68     		ldr	r3, [r7, #4]
 1456 00ca 1A68     		ldr	r2, [r3]
 1457              		.loc 1 995 61
 1458 00cc BB68     		ldr	r3, [r7, #8]
 1459 00ce DA40     		lsrs	r2, r2, r3
 1460              		.loc 1 995 30
 1461 00d0 7B68     		ldr	r3, [r7, #4]
 1462 00d2 5A60     		str	r2, [r3, #4]
 996:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
 997:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1463              		.loc 1 997 12
 1464 00d4 204B     		ldr	r3, .L84
 1465 00d6 5B68     		ldr	r3, [r3, #4]
 1466              		.loc 1 997 7
 1467 00d8 03F4E063 		and	r3, r3, #1792
 1468 00dc 7B61     		str	r3, [r7, #20]
 998:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1469              		.loc 1 998 7
 1470 00de 7B69     		ldr	r3, [r7, #20]
 1471 00e0 1B0A     		lsrs	r3, r3, #8
 1472 00e2 7B61     		str	r3, [r7, #20]
 999:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1473              		.loc 1 999 27
 1474 00e4 204A     		ldr	r2, .L84+16
 1475 00e6 7B69     		ldr	r3, [r7, #20]
 1476 00e8 1344     		add	r3, r3, r2
 1477 00ea 1B78     		ldrb	r3, [r3]
 1478 00ec DBB2     		uxtb	r3, r3
 1479              		.loc 1 999 9
 1480 00ee BB60     		str	r3, [r7, #8]
1000:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1001:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1481              		.loc 1 1001 43
 1482 00f0 7B68     		ldr	r3, [r7, #4]
 1483 00f2 5A68     		ldr	r2, [r3, #4]
 1484              		.loc 1 1001 60
 1485 00f4 BB68     		ldr	r3, [r7, #8]
 1486 00f6 DA40     		lsrs	r2, r2, r3
 1487              		.loc 1 1001 31
 1488 00f8 7B68     		ldr	r3, [r7, #4]
 1489 00fa 9A60     		str	r2, [r3, #8]
1002:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1003:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1490              		.loc 1 1003 12
 1491 00fc 164B     		ldr	r3, .L84
 1492 00fe 5B68     		ldr	r3, [r3, #4]
 1493              		.loc 1 1003 7
 1494 0100 03F46053 		and	r3, r3, #14336
 1495 0104 7B61     		str	r3, [r7, #20]
1004:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1496              		.loc 1 1004 7
 1497 0106 7B69     		ldr	r3, [r7, #20]
 1498 0108 DB0A     		lsrs	r3, r3, #11
 1499 010a 7B61     		str	r3, [r7, #20]
1005:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1500              		.loc 1 1005 27
 1501 010c 164A     		ldr	r2, .L84+16
 1502 010e 7B69     		ldr	r3, [r7, #20]
 1503 0110 1344     		add	r3, r3, r2
 1504 0112 1B78     		ldrb	r3, [r3]
 1505 0114 DBB2     		uxtb	r3, r3
 1506              		.loc 1 1005 9
 1507 0116 BB60     		str	r3, [r7, #8]
1006:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1007:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1508              		.loc 1 1007 43
 1509 0118 7B68     		ldr	r3, [r7, #4]
 1510 011a 5A68     		ldr	r2, [r3, #4]
 1511              		.loc 1 1007 60
 1512 011c BB68     		ldr	r3, [r7, #8]
 1513 011e DA40     		lsrs	r2, r2, r3
 1514              		.loc 1 1007 31
 1515 0120 7B68     		ldr	r3, [r7, #4]
 1516 0122 DA60     		str	r2, [r3, #12]
1008:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1009:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1517              		.loc 1 1009 12
 1518 0124 0C4B     		ldr	r3, .L84
 1519 0126 5B68     		ldr	r3, [r3, #4]
 1520              		.loc 1 1009 7
 1521 0128 03F44043 		and	r3, r3, #49152
 1522 012c 7B61     		str	r3, [r7, #20]
1010:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1523              		.loc 1 1010 7
 1524 012e 7B69     		ldr	r3, [r7, #20]
 1525 0130 9B0B     		lsrs	r3, r3, #14
 1526 0132 7B61     		str	r3, [r7, #20]
1011:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1527              		.loc 1 1011 24
 1528 0134 0D4A     		ldr	r2, .L84+20
 1529 0136 7B69     		ldr	r3, [r7, #20]
 1530 0138 1344     		add	r3, r3, r2
 1531 013a 1B78     		ldrb	r3, [r3]
 1532 013c DBB2     		uxtb	r3, r3
 1533              		.loc 1 1011 9
 1534 013e BB60     		str	r3, [r7, #8]
1012:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1013:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1535              		.loc 1 1013 44
 1536 0140 7B68     		ldr	r3, [r7, #4]
 1537 0142 DA68     		ldr	r2, [r3, #12]
 1538              		.loc 1 1013 62
 1539 0144 BB68     		ldr	r3, [r7, #8]
 1540 0146 B2FBF3F2 		udiv	r2, r2, r3
 1541              		.loc 1 1013 32
 1542 014a 7B68     		ldr	r3, [r7, #4]
 1543 014c 1A61     		str	r2, [r3, #16]
1014:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1544              		.loc 1 1014 1
 1545 014e 00BF     		nop
 1546 0150 1C37     		adds	r7, r7, #28
 1547              	.LCFI112:
 1548              		.cfi_def_cfa_offset 4
 1549 0152 BD46     		mov	sp, r7
 1550              	.LCFI113:
 1551              		.cfi_def_cfa_register 13
 1552              		@ sp needed
 1553 0154 80BC     		pop	{r7}
 1554              	.LCFI114:
 1555              		.cfi_restore 7
 1556              		.cfi_def_cfa_offset 0
 1557 0156 7047     		bx	lr
 1558              	.L85:
 1559              		.align	2
 1560              	.L84:
 1561 0158 00100240 		.word	1073876992
 1562 015c 00127A00 		.word	8000000
 1563 0160 0024F400 		.word	16000000
 1564 0164 00093D00 		.word	4000000
 1565 0168 00000000 		.word	APBAHBPrescTable
 1566 016c 00000000 		.word	ADCPrescTable
 1567              		.cfi_endproc
 1568              	.LFE46:
 1570              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1571              		.align	1
 1572              		.global	RCC_AHBPeriphClockCmd
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1577              	RCC_AHBPeriphClockCmd:
 1578              	.LFB47:
1015:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1016:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1017:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1018:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1019:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1020:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1021:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1022:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1023:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1024:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1025:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1026:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1027:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1028:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1029:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1030:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1031:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1032:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1033:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1034:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1035:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1036:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1037:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1038:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1039:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1040:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1041:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1042:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1043:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1044:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1045:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1046:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1047:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1048:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1579              		.loc 1 1048 1
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 8
 1582              		@ frame_needed = 1, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 1584 0000 80B4     		push	{r7}
 1585              	.LCFI115:
 1586              		.cfi_def_cfa_offset 4
 1587              		.cfi_offset 7, -4
 1588 0002 83B0     		sub	sp, sp, #12
 1589              	.LCFI116:
 1590              		.cfi_def_cfa_offset 16
 1591 0004 00AF     		add	r7, sp, #0
 1592              	.LCFI117:
 1593              		.cfi_def_cfa_register 7
 1594 0006 7860     		str	r0, [r7, #4]
 1595 0008 0B46     		mov	r3, r1
 1596 000a FB70     		strb	r3, [r7, #3]
1049:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1050:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1051:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1052:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1053:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1597              		.loc 1 1053 6
 1598 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1599 000e 002B     		cmp	r3, #0
 1600 0010 06D0     		beq	.L87
1054:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1055:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1601              		.loc 1 1055 17
 1602 0012 094B     		ldr	r3, .L90
 1603 0014 5A69     		ldr	r2, [r3, #20]
 1604 0016 0849     		ldr	r1, .L90
 1605 0018 7B68     		ldr	r3, [r7, #4]
 1606 001a 1343     		orrs	r3, r3, r2
 1607 001c 4B61     		str	r3, [r1, #20]
1056:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1057:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1058:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1059:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
1060:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1061:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1608              		.loc 1 1061 1
 1609 001e 06E0     		b	.L89
 1610              	.L87:
1059:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1611              		.loc 1 1059 17
 1612 0020 054B     		ldr	r3, .L90
 1613 0022 5A69     		ldr	r2, [r3, #20]
1059:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1614              		.loc 1 1059 20
 1615 0024 7B68     		ldr	r3, [r7, #4]
 1616 0026 DB43     		mvns	r3, r3
1059:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1617              		.loc 1 1059 17
 1618 0028 0349     		ldr	r1, .L90
 1619 002a 1340     		ands	r3, r3, r2
 1620 002c 4B61     		str	r3, [r1, #20]
 1621              	.L89:
 1622              		.loc 1 1061 1
 1623 002e 00BF     		nop
 1624 0030 0C37     		adds	r7, r7, #12
 1625              	.LCFI118:
 1626              		.cfi_def_cfa_offset 4
 1627 0032 BD46     		mov	sp, r7
 1628              	.LCFI119:
 1629              		.cfi_def_cfa_register 13
 1630              		@ sp needed
 1631 0034 80BC     		pop	{r7}
 1632              	.LCFI120:
 1633              		.cfi_restore 7
 1634              		.cfi_def_cfa_offset 0
 1635 0036 7047     		bx	lr
 1636              	.L91:
 1637              		.align	2
 1638              	.L90:
 1639 0038 00100240 		.word	1073876992
 1640              		.cfi_endproc
 1641              	.LFE47:
 1643              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1644              		.align	1
 1645              		.global	RCC_APB2PeriphClockCmd
 1646              		.syntax unified
 1647              		.thumb
 1648              		.thumb_func
 1650              	RCC_APB2PeriphClockCmd:
 1651              	.LFB48:
1062:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1063:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1064:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1065:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1066:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1067:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1068:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1069:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1070:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1071:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3
1072:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1073:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1074:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1075:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1076:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1077:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1652              		.loc 1 1077 1
 1653              		.cfi_startproc
 1654              		@ args = 0, pretend = 0, frame = 8
 1655              		@ frame_needed = 1, uses_anonymous_args = 0
 1656              		@ link register save eliminated.
 1657 0000 80B4     		push	{r7}
 1658              	.LCFI121:
 1659              		.cfi_def_cfa_offset 4
 1660              		.cfi_offset 7, -4
 1661 0002 83B0     		sub	sp, sp, #12
 1662              	.LCFI122:
 1663              		.cfi_def_cfa_offset 16
 1664 0004 00AF     		add	r7, sp, #0
 1665              	.LCFI123:
 1666              		.cfi_def_cfa_register 7
 1667 0006 7860     		str	r0, [r7, #4]
 1668 0008 0B46     		mov	r3, r1
 1669 000a FB70     		strb	r3, [r7, #3]
1078:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1079:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1080:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1081:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1670              		.loc 1 1081 6
 1671 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1672 000e 002B     		cmp	r3, #0
 1673 0010 06D0     		beq	.L93
1082:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1083:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1674              		.loc 1 1083 18
 1675 0012 094B     		ldr	r3, .L96
 1676 0014 9A69     		ldr	r2, [r3, #24]
 1677 0016 0849     		ldr	r1, .L96
 1678 0018 7B68     		ldr	r3, [r7, #4]
 1679 001a 1343     		orrs	r3, r3, r2
 1680 001c 8B61     		str	r3, [r1, #24]
1084:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1085:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1086:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1087:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1088:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1089:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1681              		.loc 1 1089 1
 1682 001e 06E0     		b	.L95
 1683              	.L93:
1087:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1684              		.loc 1 1087 18
 1685 0020 054B     		ldr	r3, .L96
 1686 0022 9A69     		ldr	r2, [r3, #24]
1087:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1687              		.loc 1 1087 21
 1688 0024 7B68     		ldr	r3, [r7, #4]
 1689 0026 DB43     		mvns	r3, r3
1087:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1690              		.loc 1 1087 18
 1691 0028 0349     		ldr	r1, .L96
 1692 002a 1340     		ands	r3, r3, r2
 1693 002c 8B61     		str	r3, [r1, #24]
 1694              	.L95:
 1695              		.loc 1 1089 1
 1696 002e 00BF     		nop
 1697 0030 0C37     		adds	r7, r7, #12
 1698              	.LCFI124:
 1699              		.cfi_def_cfa_offset 4
 1700 0032 BD46     		mov	sp, r7
 1701              	.LCFI125:
 1702              		.cfi_def_cfa_register 13
 1703              		@ sp needed
 1704 0034 80BC     		pop	{r7}
 1705              	.LCFI126:
 1706              		.cfi_restore 7
 1707              		.cfi_def_cfa_offset 0
 1708 0036 7047     		bx	lr
 1709              	.L97:
 1710              		.align	2
 1711              	.L96:
 1712 0038 00100240 		.word	1073876992
 1713              		.cfi_endproc
 1714              	.LFE48:
 1716              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1717              		.align	1
 1718              		.global	RCC_APB1PeriphClockCmd
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1723              	RCC_APB1PeriphClockCmd:
 1724              	.LFB49:
1090:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1091:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1092:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1093:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1094:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1095:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1096:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1097:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1098:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1099:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1100:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1101:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC
1102:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1103:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1104:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1105:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1106:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1107:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1725              		.loc 1 1107 1
 1726              		.cfi_startproc
 1727              		@ args = 0, pretend = 0, frame = 8
 1728              		@ frame_needed = 1, uses_anonymous_args = 0
 1729              		@ link register save eliminated.
 1730 0000 80B4     		push	{r7}
 1731              	.LCFI127:
 1732              		.cfi_def_cfa_offset 4
 1733              		.cfi_offset 7, -4
 1734 0002 83B0     		sub	sp, sp, #12
 1735              	.LCFI128:
 1736              		.cfi_def_cfa_offset 16
 1737 0004 00AF     		add	r7, sp, #0
 1738              	.LCFI129:
 1739              		.cfi_def_cfa_register 7
 1740 0006 7860     		str	r0, [r7, #4]
 1741 0008 0B46     		mov	r3, r1
 1742 000a FB70     		strb	r3, [r7, #3]
1108:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1109:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1110:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1111:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1743              		.loc 1 1111 6
 1744 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1745 000e 002B     		cmp	r3, #0
 1746 0010 06D0     		beq	.L99
1112:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1113:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1747              		.loc 1 1113 18
 1748 0012 094B     		ldr	r3, .L102
 1749 0014 DA69     		ldr	r2, [r3, #28]
 1750 0016 0849     		ldr	r1, .L102
 1751 0018 7B68     		ldr	r3, [r7, #4]
 1752 001a 1343     		orrs	r3, r3, r2
 1753 001c CB61     		str	r3, [r1, #28]
1114:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1115:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1116:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1117:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1118:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1119:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1754              		.loc 1 1119 1
 1755 001e 06E0     		b	.L101
 1756              	.L99:
1117:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1757              		.loc 1 1117 18
 1758 0020 054B     		ldr	r3, .L102
 1759 0022 DA69     		ldr	r2, [r3, #28]
1117:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1760              		.loc 1 1117 21
 1761 0024 7B68     		ldr	r3, [r7, #4]
 1762 0026 DB43     		mvns	r3, r3
1117:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1763              		.loc 1 1117 18
 1764 0028 0349     		ldr	r1, .L102
 1765 002a 1340     		ands	r3, r3, r2
 1766 002c CB61     		str	r3, [r1, #28]
 1767              	.L101:
 1768              		.loc 1 1119 1
 1769 002e 00BF     		nop
 1770 0030 0C37     		adds	r7, r7, #12
 1771              	.LCFI130:
 1772              		.cfi_def_cfa_offset 4
 1773 0032 BD46     		mov	sp, r7
 1774              	.LCFI131:
 1775              		.cfi_def_cfa_register 13
 1776              		@ sp needed
 1777 0034 80BC     		pop	{r7}
 1778              	.LCFI132:
 1779              		.cfi_restore 7
 1780              		.cfi_def_cfa_offset 0
 1781 0036 7047     		bx	lr
 1782              	.L103:
 1783              		.align	2
 1784              	.L102:
 1785 0038 00100240 		.word	1073876992
 1786              		.cfi_endproc
 1787              	.LFE49:
 1789              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1790              		.align	1
 1791              		.global	RCC_APB2PeriphResetCmd
 1792              		.syntax unified
 1793              		.thumb
 1794              		.thumb_func
 1796              	RCC_APB2PeriphResetCmd:
 1797              	.LFB50:
1120:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1121:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1122:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1123:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1124:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1125:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1126:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1127:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1128:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1129:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1130:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1131:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1132:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1133:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1134:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
1135:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1136:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1137:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1138:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1139:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1140:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1141:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1142:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1143:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1144:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1145:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1146:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1147:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1148:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1149:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1150:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1151:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1152:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1153:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1154:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1155:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1156:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1157:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1158:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3
1159:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1160:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1161:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1162:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1163:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1164:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1798              		.loc 1 1164 1
 1799              		.cfi_startproc
 1800              		@ args = 0, pretend = 0, frame = 8
 1801              		@ frame_needed = 1, uses_anonymous_args = 0
 1802              		@ link register save eliminated.
 1803 0000 80B4     		push	{r7}
 1804              	.LCFI133:
 1805              		.cfi_def_cfa_offset 4
 1806              		.cfi_offset 7, -4
 1807 0002 83B0     		sub	sp, sp, #12
 1808              	.LCFI134:
 1809              		.cfi_def_cfa_offset 16
 1810 0004 00AF     		add	r7, sp, #0
 1811              	.LCFI135:
 1812              		.cfi_def_cfa_register 7
 1813 0006 7860     		str	r0, [r7, #4]
 1814 0008 0B46     		mov	r3, r1
 1815 000a FB70     		strb	r3, [r7, #3]
1165:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1166:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1167:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1168:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1816              		.loc 1 1168 6
 1817 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1818 000e 002B     		cmp	r3, #0
 1819 0010 06D0     		beq	.L105
1169:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1170:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1820              		.loc 1 1170 19
 1821 0012 094B     		ldr	r3, .L108
 1822 0014 DA68     		ldr	r2, [r3, #12]
 1823 0016 0849     		ldr	r1, .L108
 1824 0018 7B68     		ldr	r3, [r7, #4]
 1825 001a 1343     		orrs	r3, r3, r2
 1826 001c CB60     		str	r3, [r1, #12]
1171:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1172:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1173:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1174:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1175:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1176:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1827              		.loc 1 1176 1
 1828 001e 06E0     		b	.L107
 1829              	.L105:
1174:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1830              		.loc 1 1174 19
 1831 0020 054B     		ldr	r3, .L108
 1832 0022 DA68     		ldr	r2, [r3, #12]
1174:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1833              		.loc 1 1174 22
 1834 0024 7B68     		ldr	r3, [r7, #4]
 1835 0026 DB43     		mvns	r3, r3
1174:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1836              		.loc 1 1174 19
 1837 0028 0349     		ldr	r1, .L108
 1838 002a 1340     		ands	r3, r3, r2
 1839 002c CB60     		str	r3, [r1, #12]
 1840              	.L107:
 1841              		.loc 1 1176 1
 1842 002e 00BF     		nop
 1843 0030 0C37     		adds	r7, r7, #12
 1844              	.LCFI136:
 1845              		.cfi_def_cfa_offset 4
 1846 0032 BD46     		mov	sp, r7
 1847              	.LCFI137:
 1848              		.cfi_def_cfa_register 13
 1849              		@ sp needed
 1850 0034 80BC     		pop	{r7}
 1851              	.LCFI138:
 1852              		.cfi_restore 7
 1853              		.cfi_def_cfa_offset 0
 1854 0036 7047     		bx	lr
 1855              	.L109:
 1856              		.align	2
 1857              	.L108:
 1858 0038 00100240 		.word	1073876992
 1859              		.cfi_endproc
 1860              	.LFE50:
 1862              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1863              		.align	1
 1864              		.global	RCC_APB1PeriphResetCmd
 1865              		.syntax unified
 1866              		.thumb
 1867              		.thumb_func
 1869              	RCC_APB1PeriphResetCmd:
 1870              	.LFB51:
1177:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1178:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1179:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1180:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1181:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1182:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1183:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1184:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1185:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1186:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1187:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1188:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC
1189:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1190:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1191:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1192:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1193:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1194:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1871              		.loc 1 1194 1
 1872              		.cfi_startproc
 1873              		@ args = 0, pretend = 0, frame = 8
 1874              		@ frame_needed = 1, uses_anonymous_args = 0
 1875              		@ link register save eliminated.
 1876 0000 80B4     		push	{r7}
 1877              	.LCFI139:
 1878              		.cfi_def_cfa_offset 4
 1879              		.cfi_offset 7, -4
 1880 0002 83B0     		sub	sp, sp, #12
 1881              	.LCFI140:
 1882              		.cfi_def_cfa_offset 16
 1883 0004 00AF     		add	r7, sp, #0
 1884              	.LCFI141:
 1885              		.cfi_def_cfa_register 7
 1886 0006 7860     		str	r0, [r7, #4]
 1887 0008 0B46     		mov	r3, r1
 1888 000a FB70     		strb	r3, [r7, #3]
1195:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1196:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1197:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1198:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1889              		.loc 1 1198 6
 1890 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1891 000e 002B     		cmp	r3, #0
 1892 0010 06D0     		beq	.L111
1199:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1200:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1893              		.loc 1 1200 19
 1894 0012 094B     		ldr	r3, .L114
 1895 0014 1A69     		ldr	r2, [r3, #16]
 1896 0016 0849     		ldr	r1, .L114
 1897 0018 7B68     		ldr	r3, [r7, #4]
 1898 001a 1343     		orrs	r3, r3, r2
 1899 001c 0B61     		str	r3, [r1, #16]
1201:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1202:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1203:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1204:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1205:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1206:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1900              		.loc 1 1206 1
 1901 001e 06E0     		b	.L113
 1902              	.L111:
1204:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1903              		.loc 1 1204 19
 1904 0020 054B     		ldr	r3, .L114
 1905 0022 1A69     		ldr	r2, [r3, #16]
1204:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1906              		.loc 1 1204 22
 1907 0024 7B68     		ldr	r3, [r7, #4]
 1908 0026 DB43     		mvns	r3, r3
1204:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1909              		.loc 1 1204 19
 1910 0028 0349     		ldr	r1, .L114
 1911 002a 1340     		ands	r3, r3, r2
 1912 002c 0B61     		str	r3, [r1, #16]
 1913              	.L113:
 1914              		.loc 1 1206 1
 1915 002e 00BF     		nop
 1916 0030 0C37     		adds	r7, r7, #12
 1917              	.LCFI142:
 1918              		.cfi_def_cfa_offset 4
 1919 0032 BD46     		mov	sp, r7
 1920              	.LCFI143:
 1921              		.cfi_def_cfa_register 13
 1922              		@ sp needed
 1923 0034 80BC     		pop	{r7}
 1924              	.LCFI144:
 1925              		.cfi_restore 7
 1926              		.cfi_def_cfa_offset 0
 1927 0036 7047     		bx	lr
 1928              	.L115:
 1929              		.align	2
 1930              	.L114:
 1931 0038 00100240 		.word	1073876992
 1932              		.cfi_endproc
 1933              	.LFE51:
 1935              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1936              		.align	1
 1937              		.global	RCC_BackupResetCmd
 1938              		.syntax unified
 1939              		.thumb
 1940              		.thumb_func
 1942              	RCC_BackupResetCmd:
 1943              	.LFB52:
1207:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1208:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1209:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1210:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1211:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1212:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1213:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1214:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1215:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1944              		.loc 1 1215 1
 1945              		.cfi_startproc
 1946              		@ args = 0, pretend = 0, frame = 8
 1947              		@ frame_needed = 1, uses_anonymous_args = 0
 1948              		@ link register save eliminated.
 1949 0000 80B4     		push	{r7}
 1950              	.LCFI145:
 1951              		.cfi_def_cfa_offset 4
 1952              		.cfi_offset 7, -4
 1953 0002 83B0     		sub	sp, sp, #12
 1954              	.LCFI146:
 1955              		.cfi_def_cfa_offset 16
 1956 0004 00AF     		add	r7, sp, #0
 1957              	.LCFI147:
 1958              		.cfi_def_cfa_register 7
 1959 0006 0346     		mov	r3, r0
 1960 0008 FB71     		strb	r3, [r7, #7]
1216:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1217:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1218:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1961              		.loc 1 1218 3
 1962 000a 044A     		ldr	r2, .L117
 1963              		.loc 1 1218 38
 1964 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1965              		.loc 1 1218 36
 1966 000e 1360     		str	r3, [r2]
1219:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1967              		.loc 1 1219 1
 1968 0010 00BF     		nop
 1969 0012 0C37     		adds	r7, r7, #12
 1970              	.LCFI148:
 1971              		.cfi_def_cfa_offset 4
 1972 0014 BD46     		mov	sp, r7
 1973              	.LCFI149:
 1974              		.cfi_def_cfa_register 13
 1975              		@ sp needed
 1976 0016 80BC     		pop	{r7}
 1977              	.LCFI150:
 1978              		.cfi_restore 7
 1979              		.cfi_def_cfa_offset 0
 1980 0018 7047     		bx	lr
 1981              	.L118:
 1982 001a 00BF     		.align	2
 1983              	.L117:
 1984 001c 40044242 		.word	1111622720
 1985              		.cfi_endproc
 1986              	.LFE52:
 1988              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 1989              		.align	1
 1990              		.global	RCC_ClockSecuritySystemCmd
 1991              		.syntax unified
 1992              		.thumb
 1993              		.thumb_func
 1995              	RCC_ClockSecuritySystemCmd:
 1996              	.LFB53:
1220:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1221:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1222:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1223:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1224:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1225:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1226:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1227:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1228:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1997              		.loc 1 1228 1
 1998              		.cfi_startproc
 1999              		@ args = 0, pretend = 0, frame = 8
 2000              		@ frame_needed = 1, uses_anonymous_args = 0
 2001              		@ link register save eliminated.
 2002 0000 80B4     		push	{r7}
 2003              	.LCFI151:
 2004              		.cfi_def_cfa_offset 4
 2005              		.cfi_offset 7, -4
 2006 0002 83B0     		sub	sp, sp, #12
 2007              	.LCFI152:
 2008              		.cfi_def_cfa_offset 16
 2009 0004 00AF     		add	r7, sp, #0
 2010              	.LCFI153:
 2011              		.cfi_def_cfa_register 7
 2012 0006 0346     		mov	r3, r0
 2013 0008 FB71     		strb	r3, [r7, #7]
1229:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1230:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1231:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 2014              		.loc 1 1231 3
 2015 000a 044A     		ldr	r2, .L120
 2016              		.loc 1 1231 36
 2017 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2018              		.loc 1 1231 34
 2019 000e 1360     		str	r3, [r2]
1232:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2020              		.loc 1 1232 1
 2021 0010 00BF     		nop
 2022 0012 0C37     		adds	r7, r7, #12
 2023              	.LCFI154:
 2024              		.cfi_def_cfa_offset 4
 2025 0014 BD46     		mov	sp, r7
 2026              	.LCFI155:
 2027              		.cfi_def_cfa_register 13
 2028              		@ sp needed
 2029 0016 80BC     		pop	{r7}
 2030              	.LCFI156:
 2031              		.cfi_restore 7
 2032              		.cfi_def_cfa_offset 0
 2033 0018 7047     		bx	lr
 2034              	.L121:
 2035 001a 00BF     		.align	2
 2036              	.L120:
 2037 001c 4C004242 		.word	1111621708
 2038              		.cfi_endproc
 2039              	.LFE53:
 2041              		.section	.text.RCC_MCOConfig,"ax",%progbits
 2042              		.align	1
 2043              		.global	RCC_MCOConfig
 2044              		.syntax unified
 2045              		.thumb
 2046              		.thumb_func
 2048              	RCC_MCOConfig:
 2049              	.LFB54:
1233:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1234:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1235:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1236:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1237:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1238:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1239:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
1240:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1241:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1242:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1243:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1244:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1245:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1246:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1247:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1248:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1249:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1250:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1251:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1252:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1253:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1254:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1255:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1256:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1257:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1258:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1259:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1260:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2050              		.loc 1 1260 1
 2051              		.cfi_startproc
 2052              		@ args = 0, pretend = 0, frame = 8
 2053              		@ frame_needed = 1, uses_anonymous_args = 0
 2054              		@ link register save eliminated.
 2055 0000 80B4     		push	{r7}
 2056              	.LCFI157:
 2057              		.cfi_def_cfa_offset 4
 2058              		.cfi_offset 7, -4
 2059 0002 83B0     		sub	sp, sp, #12
 2060              	.LCFI158:
 2061              		.cfi_def_cfa_offset 16
 2062 0004 00AF     		add	r7, sp, #0
 2063              	.LCFI159:
 2064              		.cfi_def_cfa_register 7
 2065 0006 0346     		mov	r3, r0
 2066 0008 FB71     		strb	r3, [r7, #7]
1261:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1262:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1263:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1264:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1265:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 2067              		.loc 1 1265 3
 2068 000a 044A     		ldr	r2, .L123
 2069              		.loc 1 1265 40
 2070 000c FB79     		ldrb	r3, [r7, #7]
 2071 000e 1370     		strb	r3, [r2]
1266:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2072              		.loc 1 1266 1
 2073 0010 00BF     		nop
 2074 0012 0C37     		adds	r7, r7, #12
 2075              	.LCFI160:
 2076              		.cfi_def_cfa_offset 4
 2077 0014 BD46     		mov	sp, r7
 2078              	.LCFI161:
 2079              		.cfi_def_cfa_register 13
 2080              		@ sp needed
 2081 0016 80BC     		pop	{r7}
 2082              	.LCFI162:
 2083              		.cfi_restore 7
 2084              		.cfi_def_cfa_offset 0
 2085 0018 7047     		bx	lr
 2086              	.L124:
 2087 001a 00BF     		.align	2
 2088              	.L123:
 2089 001c 07100240 		.word	1073876999
 2090              		.cfi_endproc
 2091              	.LFE54:
 2093              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2094              		.align	1
 2095              		.global	RCC_GetFlagStatus
 2096              		.syntax unified
 2097              		.thumb
 2098              		.thumb_func
 2100              	RCC_GetFlagStatus:
 2101              	.LFB55:
1267:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1268:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1269:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1270:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1271:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1272:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1273:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1274:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1275:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1276:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1277:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1278:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1279:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1280:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1281:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1282:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1283:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1284:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1285:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1286:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1287:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1288:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1289:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1290:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1291:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1292:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1293:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1294:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1295:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1296:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1297:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1298:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1299:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1300:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1301:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1302:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1303:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1304:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2102              		.loc 1 1304 1
 2103              		.cfi_startproc
 2104              		@ args = 0, pretend = 0, frame = 24
 2105              		@ frame_needed = 1, uses_anonymous_args = 0
 2106              		@ link register save eliminated.
 2107 0000 80B4     		push	{r7}
 2108              	.LCFI163:
 2109              		.cfi_def_cfa_offset 4
 2110              		.cfi_offset 7, -4
 2111 0002 87B0     		sub	sp, sp, #28
 2112              	.LCFI164:
 2113              		.cfi_def_cfa_offset 32
 2114 0004 00AF     		add	r7, sp, #0
 2115              	.LCFI165:
 2116              		.cfi_def_cfa_register 7
 2117 0006 0346     		mov	r3, r0
 2118 0008 FB71     		strb	r3, [r7, #7]
1305:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 2119              		.loc 1 1305 12
 2120 000a 0023     		movs	r3, #0
 2121 000c FB60     		str	r3, [r7, #12]
1306:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 2122              		.loc 1 1306 12
 2123 000e 0023     		movs	r3, #0
 2124 0010 7B61     		str	r3, [r7, #20]
1307:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 2125              		.loc 1 1307 14
 2126 0012 0023     		movs	r3, #0
 2127 0014 FB74     		strb	r3, [r7, #19]
1308:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1309:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1310:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1311:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1312:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 2128              		.loc 1 1312 18
 2129 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2130 0018 5B09     		lsrs	r3, r3, #5
 2131 001a DBB2     		uxtb	r3, r3
 2132              		.loc 1 1312 7
 2133 001c FB60     		str	r3, [r7, #12]
1313:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2134              		.loc 1 1313 6
 2135 001e FB68     		ldr	r3, [r7, #12]
 2136 0020 012B     		cmp	r3, #1
 2137 0022 03D1     		bne	.L126
1314:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1315:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 2138              		.loc 1 1315 20
 2139 0024 124B     		ldr	r3, .L132
 2140              		.loc 1 1315 15
 2141 0026 1B68     		ldr	r3, [r3]
 2142 0028 7B61     		str	r3, [r7, #20]
 2143 002a 09E0     		b	.L127
 2144              	.L126:
1316:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1317:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2145              		.loc 1 1317 11
 2146 002c FB68     		ldr	r3, [r7, #12]
 2147 002e 022B     		cmp	r3, #2
 2148 0030 03D1     		bne	.L128
1318:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1319:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 2149              		.loc 1 1319 20
 2150 0032 0F4B     		ldr	r3, .L132
 2151              		.loc 1 1319 15
 2152 0034 1B6A     		ldr	r3, [r3, #32]
 2153 0036 7B61     		str	r3, [r7, #20]
 2154 0038 02E0     		b	.L127
 2155              	.L128:
1320:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1321:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1322:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1323:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 2156              		.loc 1 1323 20
 2157 003a 0D4B     		ldr	r3, .L132
 2158              		.loc 1 1323 15
 2159 003c 5B6A     		ldr	r3, [r3, #36]
 2160 003e 7B61     		str	r3, [r7, #20]
 2161              	.L127:
1324:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1325:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1326:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1327:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 2162              		.loc 1 1327 18
 2163 0040 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2164              		.loc 1 1327 7
 2165 0042 03F01F03 		and	r3, r3, #31
 2166 0046 FB60     		str	r3, [r7, #12]
1328:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2167              		.loc 1 1328 42
 2168 0048 7A69     		ldr	r2, [r7, #20]
 2169 004a FB68     		ldr	r3, [r7, #12]
 2170 004c 22FA03F3 		lsr	r3, r2, r3
 2171 0050 03F00103 		and	r3, r3, #1
 2172              		.loc 1 1328 6
 2173 0054 002B     		cmp	r3, #0
 2174 0056 02D0     		beq	.L129
1329:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1330:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 2175              		.loc 1 1330 15
 2176 0058 0123     		movs	r3, #1
 2177 005a FB74     		strb	r3, [r7, #19]
 2178 005c 01E0     		b	.L130
 2179              	.L129:
1331:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1332:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1333:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1334:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 2180              		.loc 1 1334 15
 2181 005e 0023     		movs	r3, #0
 2182 0060 FB74     		strb	r3, [r7, #19]
 2183              	.L130:
1335:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1336:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1337:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1338:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
 2184              		.loc 1 1338 10
 2185 0062 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1339:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2186              		.loc 1 1339 1
 2187 0064 1846     		mov	r0, r3
 2188 0066 1C37     		adds	r7, r7, #28
 2189              	.LCFI166:
 2190              		.cfi_def_cfa_offset 4
 2191 0068 BD46     		mov	sp, r7
 2192              	.LCFI167:
 2193              		.cfi_def_cfa_register 13
 2194              		@ sp needed
 2195 006a 80BC     		pop	{r7}
 2196              	.LCFI168:
 2197              		.cfi_restore 7
 2198              		.cfi_def_cfa_offset 0
 2199 006c 7047     		bx	lr
 2200              	.L133:
 2201 006e 00BF     		.align	2
 2202              	.L132:
 2203 0070 00100240 		.word	1073876992
 2204              		.cfi_endproc
 2205              	.LFE55:
 2207              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2208              		.align	1
 2209              		.global	RCC_ClearFlag
 2210              		.syntax unified
 2211              		.thumb
 2212              		.thumb_func
 2214              	RCC_ClearFlag:
 2215              	.LFB56:
1340:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1341:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1342:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1343:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1344:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1345:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1346:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1347:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1348:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1349:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2216              		.loc 1 1349 1
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 1, uses_anonymous_args = 0
 2220              		@ link register save eliminated.
 2221 0000 80B4     		push	{r7}
 2222              	.LCFI169:
 2223              		.cfi_def_cfa_offset 4
 2224              		.cfi_offset 7, -4
 2225 0002 00AF     		add	r7, sp, #0
 2226              	.LCFI170:
 2227              		.cfi_def_cfa_register 7
1350:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1351:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 2228              		.loc 1 1351 12
 2229 0004 044B     		ldr	r3, .L135
 2230 0006 5B6A     		ldr	r3, [r3, #36]
 2231 0008 034A     		ldr	r2, .L135
 2232 000a 43F08073 		orr	r3, r3, #16777216
 2233 000e 5362     		str	r3, [r2, #36]
1352:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2234              		.loc 1 1352 1
 2235 0010 00BF     		nop
 2236 0012 BD46     		mov	sp, r7
 2237              	.LCFI171:
 2238              		.cfi_def_cfa_register 13
 2239              		@ sp needed
 2240 0014 80BC     		pop	{r7}
 2241              	.LCFI172:
 2242              		.cfi_restore 7
 2243              		.cfi_def_cfa_offset 0
 2244 0016 7047     		bx	lr
 2245              	.L136:
 2246              		.align	2
 2247              	.L135:
 2248 0018 00100240 		.word	1073876992
 2249              		.cfi_endproc
 2250              	.LFE56:
 2252              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2253              		.align	1
 2254              		.global	RCC_GetITStatus
 2255              		.syntax unified
 2256              		.thumb
 2257              		.thumb_func
 2259              	RCC_GetITStatus:
 2260              	.LFB57:
1353:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1354:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1355:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1356:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1357:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1358:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1359:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1360:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1361:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1362:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1363:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1364:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1365:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1366:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1367:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1368:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1369:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1370:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1371:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1372:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1373:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1374:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1375:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1376:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1377:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1378:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1379:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1380:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2261              		.loc 1 1380 1
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 16
 2264              		@ frame_needed = 1, uses_anonymous_args = 0
 2265              		@ link register save eliminated.
 2266 0000 80B4     		push	{r7}
 2267              	.LCFI173:
 2268              		.cfi_def_cfa_offset 4
 2269              		.cfi_offset 7, -4
 2270 0002 85B0     		sub	sp, sp, #20
 2271              	.LCFI174:
 2272              		.cfi_def_cfa_offset 24
 2273 0004 00AF     		add	r7, sp, #0
 2274              	.LCFI175:
 2275              		.cfi_def_cfa_register 7
 2276 0006 0346     		mov	r3, r0
 2277 0008 FB71     		strb	r3, [r7, #7]
1381:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 2278              		.loc 1 1381 12
 2279 000a 0023     		movs	r3, #0
 2280 000c FB73     		strb	r3, [r7, #15]
1382:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1383:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1384:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1385:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1386:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2281              		.loc 1 1386 11
 2282 000e 084B     		ldr	r3, .L141
 2283 0010 9A68     		ldr	r2, [r3, #8]
 2284              		.loc 1 1386 17
 2285 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2286 0014 1340     		ands	r3, r3, r2
 2287              		.loc 1 1386 6
 2288 0016 002B     		cmp	r3, #0
 2289 0018 02D0     		beq	.L138
1387:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1388:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 2290              		.loc 1 1388 15
 2291 001a 0123     		movs	r3, #1
 2292 001c FB73     		strb	r3, [r7, #15]
 2293 001e 01E0     		b	.L139
 2294              	.L138:
1389:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1390:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1391:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1392:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 2295              		.loc 1 1392 15
 2296 0020 0023     		movs	r3, #0
 2297 0022 FB73     		strb	r3, [r7, #15]
 2298              	.L139:
1393:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1394:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1395:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1396:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
 2299              		.loc 1 1396 11
 2300 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1397:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2301              		.loc 1 1397 1
 2302 0026 1846     		mov	r0, r3
 2303 0028 1437     		adds	r7, r7, #20
 2304              	.LCFI176:
 2305              		.cfi_def_cfa_offset 4
 2306 002a BD46     		mov	sp, r7
 2307              	.LCFI177:
 2308              		.cfi_def_cfa_register 13
 2309              		@ sp needed
 2310 002c 80BC     		pop	{r7}
 2311              	.LCFI178:
 2312              		.cfi_restore 7
 2313              		.cfi_def_cfa_offset 0
 2314 002e 7047     		bx	lr
 2315              	.L142:
 2316              		.align	2
 2317              	.L141:
 2318 0030 00100240 		.word	1073876992
 2319              		.cfi_endproc
 2320              	.LFE57:
 2322              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2323              		.align	1
 2324              		.global	RCC_ClearITPendingBit
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2329              	RCC_ClearITPendingBit:
 2330              	.LFB58:
1398:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1399:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1400:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCCs interrupt pending bits.
1401:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1402:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1403:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1404:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1405:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1406:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1407:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1408:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1409:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1410:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1411:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1412:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1413:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1414:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1415:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1416:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1417:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1418:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1419:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1420:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1421:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1422:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1423:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1424:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1425:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1426:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2331              		.loc 1 1426 1
 2332              		.cfi_startproc
 2333              		@ args = 0, pretend = 0, frame = 8
 2334              		@ frame_needed = 1, uses_anonymous_args = 0
 2335              		@ link register save eliminated.
 2336 0000 80B4     		push	{r7}
 2337              	.LCFI179:
 2338              		.cfi_def_cfa_offset 4
 2339              		.cfi_offset 7, -4
 2340 0002 83B0     		sub	sp, sp, #12
 2341              	.LCFI180:
 2342              		.cfi_def_cfa_offset 16
 2343 0004 00AF     		add	r7, sp, #0
 2344              	.LCFI181:
 2345              		.cfi_def_cfa_register 7
 2346 0006 0346     		mov	r3, r0
 2347 0008 FB71     		strb	r3, [r7, #7]
1427:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1428:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1429:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1430:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1431:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1432:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2348              		.loc 1 1432 3
 2349 000a 044A     		ldr	r2, .L144
 2350              		.loc 1 1432 39
 2351 000c FB79     		ldrb	r3, [r7, #7]
 2352 000e 1370     		strb	r3, [r2]
1433:common/lib.stm32/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2353              		.loc 1 1433 1
 2354 0010 00BF     		nop
 2355 0012 0C37     		adds	r7, r7, #12
 2356              	.LCFI182:
 2357              		.cfi_def_cfa_offset 4
 2358 0014 BD46     		mov	sp, r7
 2359              	.LCFI183:
 2360              		.cfi_def_cfa_register 13
 2361              		@ sp needed
 2362 0016 80BC     		pop	{r7}
 2363              	.LCFI184:
 2364              		.cfi_restore 7
 2365              		.cfi_def_cfa_offset 0
 2366 0018 7047     		bx	lr
 2367              	.L145:
 2368 001a 00BF     		.align	2
 2369              	.L144:
 2370 001c 0A100240 		.word	1073877002
 2371              		.cfi_endproc
 2372              	.LFE58:
 2374              		.text
 2375              	.Letext0:
 2376              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 2377              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 2378              		.file 4 "common/lib.stm32/CMSIS/Core/CM3/stm32f10x.h"
 2379              		.file 5 "common/lib.stm32/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:18     .data.APBAHBPrescTable:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:21     .data.APBAHBPrescTable:00000000 APBAHBPrescTable
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:25     .data.ADCPrescTable:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:28     .data.ADCPrescTable:00000000 ADCPrescTable
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:31     .text.RCC_DeInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:37     .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:103    .text.RCC_DeInit:00000054 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:109    .text.RCC_HSEConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:115    .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:190    .text.RCC_HSEConfig:00000058 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:195    .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:201    .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:283    .text.RCC_WaitForHSEStartUp:00000054 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2100   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:288    .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:294    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:355    .text.RCC_AdjustHSICalibrationValue:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:360    .text.RCC_HSICmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:366    .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:408    .text.RCC_HSICmd:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:413    .text.RCC_PLLConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:419    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:480    .text.RCC_PLLConfig:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:485    .text.RCC_PLLCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:491    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:533    .text.RCC_PLLCmd:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:538    .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:544    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:601    .text.RCC_SYSCLKConfig:00000034 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:606    .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:612    .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:647    .text.RCC_GetSYSCLKSource:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:652    .text.RCC_HCLKConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:658    .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:715    .text.RCC_HCLKConfig:00000034 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:720    .text.RCC_PCLK1Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:726    .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:783    .text.RCC_PCLK1Config:00000034 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:788    .text.RCC_PCLK2Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:794    .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:853    .text.RCC_PCLK2Config:00000034 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:858    .text.RCC_ITConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:864    .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:933    .text.RCC_ITConfig:00000048 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:938    .text.RCC_USBCLKConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:944    .text.RCC_USBCLKConfig:00000000 RCC_USBCLKConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:984    .text.RCC_USBCLKConfig:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:989    .text.RCC_ADCCLKConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:995    .text.RCC_ADCCLKConfig:00000000 RCC_ADCCLKConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1052   .text.RCC_ADCCLKConfig:00000034 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1057   .text.RCC_LSEConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1063   .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1134   .text.RCC_LSEConfig:0000003c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1139   .text.RCC_LSICmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1145   .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1187   .text.RCC_LSICmd:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1192   .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1198   .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1240   .text.RCC_RTCCLKConfig:00000020 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1245   .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1251   .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1293   .text.RCC_RTCCLKCmd:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1298   .text.RCC_GetClocksFreq:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1304   .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1561   .text.RCC_GetClocksFreq:00000158 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1571   .text.RCC_AHBPeriphClockCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1577   .text.RCC_AHBPeriphClockCmd:00000000 RCC_AHBPeriphClockCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1639   .text.RCC_AHBPeriphClockCmd:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1644   .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1650   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1712   .text.RCC_APB2PeriphClockCmd:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1717   .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1723   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1785   .text.RCC_APB1PeriphClockCmd:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1790   .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1796   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1858   .text.RCC_APB2PeriphResetCmd:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1863   .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1869   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1931   .text.RCC_APB1PeriphResetCmd:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1936   .text.RCC_BackupResetCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1942   .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1984   .text.RCC_BackupResetCmd:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1989   .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:1995   .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2037   .text.RCC_ClockSecuritySystemCmd:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2042   .text.RCC_MCOConfig:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2048   .text.RCC_MCOConfig:00000000 RCC_MCOConfig
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2089   .text.RCC_MCOConfig:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2094   .text.RCC_GetFlagStatus:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2203   .text.RCC_GetFlagStatus:00000070 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2208   .text.RCC_ClearFlag:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2214   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2248   .text.RCC_ClearFlag:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2253   .text.RCC_GetITStatus:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2259   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2318   .text.RCC_GetITStatus:00000030 $d
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2323   .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2329   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\Admin\AppData\Local\Temp\ccA2wR7Z.s:2370   .text.RCC_ClearITPendingBit:0000001c $d

NO UNDEFINED SYMBOLS
