#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xe037d0 .scope module, "mips_testbench" "mips_testbench" 2 1;
 .timescale 0 0;
v0xe6def0_0 .var "clock", 0 0;
S_0xe2c6b0 .scope module, "test" "mips_core" 2 6, 3 8, S_0xe037d0;
 .timescale 0 0;
v0xe6cee0_0 .var "PC", 31 0;
v0xe6cf60_0 .net "address", 25 0, v0xe6c540_0; 1 drivers
RS_0x7f93f354a378 .resolv tri, v0xe6b900_0, v0xe6bee0_0, C4<z>, C4<z>;
v0xe6cfe0_0 .net8 "branch_signal", 0 0, RS_0x7f93f354a378; 2 drivers
v0xe6d0b0_0 .net "clock", 0 0, v0xe6def0_0; 1 drivers
v0xe6d160_0 .net "funct", 5 0, v0xe6c5c0_0; 1 drivers
v0xe6d1e0_0 .net "immediate", 15 0, v0xe6c690_0; 1 drivers
v0xe6d2b0_0 .net "instruction", 31 0, v0xe6cd00_0; 1 drivers
v0xe6d380_0 .net "memory_read_data", 31 0, v0xe6aff0_0; 1 drivers
v0xe6d450_0 .net "opcode", 5 0, L_0xe6dfc0; 1 drivers
v0xe6d4d0_0 .net "rd", 4 0, v0xe6c950_0; 1 drivers
v0xe6d5b0_0 .net "read_mem_signal", 0 0, v0xe6bf80_0; 1 drivers
v0xe6d680_0 .net "read_reg_signal", 0 0, v0xe6c1c0_0; 1 drivers
v0xe6d750_0 .net "regDst_signal", 0 0, v0xe6c0e0_0; 1 drivers
v0xe6d820_0 .net "rs", 4 0, v0xe6c9d0_0; 1 drivers
v0xe6d970_0 .net "rs_content", 31 0, v0xe6a5a0_0; 1 drivers
v0xe6da40_0 .net "rt", 4 0, v0xe6ca80_0; 1 drivers
v0xe6d8a0_0 .net "rt_content", 31 0, v0xe6a640_0; 1 drivers
v0xe6dba0_0 .net "shamt", 4 0, v0xe6cb30_0; 1 drivers
v0xe6dcc0_0 .net "write_data", 31 0, v0xe6b430_0; 1 drivers
v0xe6dd40_0 .net "write_mem_signal", 0 0, v0xe6c030_0; 1 drivers
v0xe6de70_0 .net "write_reg_signal", 0 0, v0xe6c270_0; 1 drivers
E_0xe04f50 .event posedge, v0xe399f0_0;
S_0xe6cbe0 .scope module, "inst_mem" "read_instructions" 3 35, 4 3, S_0xe2c6b0;
 .timescale 0 0;
v0xe6cd00_0 .var "instruction", 31 0;
v0xe6cdb0 .array "instructions", 0 255, 31 0;
v0xe6ce30_0 .net "program_counter", 31 0, v0xe6cee0_0; 1 drivers
E_0xe6ccd0 .event edge, v0xe6c8d0_0;
S_0xe6c420 .scope module, "parse" "inst_parser" 3 37, 5 3, S_0xe2c6b0;
 .timescale 0 0;
v0xe6c540_0 .var "address", 25 0;
v0xe6c5c0_0 .var "funct", 5 0;
v0xe6c690_0 .var "immediate", 15 0;
v0xe6c710_0 .alias "instruction", 31 0, v0xe6d2b0_0;
v0xe6c7c0_0 .alias "opcode", 5 0, v0xe6d450_0;
v0xe6c8d0_0 .alias "p_count", 31 0, v0xe6ce30_0;
v0xe6c950_0 .var "rd", 4 0;
v0xe6c9d0_0 .var "rs", 4 0;
v0xe6ca80_0 .var "rt", 4 0;
v0xe6cb30_0 .var "shamt", 4 0;
E_0xe6c510 .event edge, v0xe6c710_0;
L_0xe6dfc0 .part v0xe6cd00_0, 26, 6;
S_0xe6bdb0 .scope module, "signals" "control_unit" 3 39, 6 4, S_0xe2c6b0;
 .timescale 0 0;
v0xe6bee0_0 .var "Branch", 0 0;
v0xe6bf80_0 .var "MemRead", 0 0;
v0xe6c030_0 .var "MemWrite", 0 0;
v0xe6c0e0_0 .var "RegDst", 0 0;
v0xe6c1c0_0 .var "RegRead", 0 0;
v0xe6c270_0 .var "RegWrite", 0 0;
v0xe6c2f0_0 .alias "funct", 5 0, v0xe6d160_0;
v0xe6c3a0_0 .alias "opcode", 5 0, v0xe6d450_0;
E_0xe6b070 .event edge, v0xe6b370_0, v0xe6a500_0;
S_0xe6b220 .scope module, "alu_process" "ALU32bit" 3 42, 7 3, S_0xe2c6b0;
 .timescale 0 0;
v0xe6b370_0 .alias "ALU_control", 5 0, v0xe6d160_0;
v0xe6b430_0 .var "ALU_result", 31 0;
v0xe6b4b0_0 .var/i "i", 31 0;
v0xe6b550_0 .alias "immediate", 15 0, v0xe6d1e0_0;
v0xe6b5d0_0 .alias "opcode", 5 0, v0xe6d450_0;
v0xe6b6a0_0 .alias "rs_content", 31 0, v0xe6d970_0;
v0xe6b760_0 .alias "rt_content", 31 0, v0xe6d8a0_0;
v0xe6b830_0 .alias "shamt", 4 0, v0xe6dba0_0;
v0xe6b900_0 .var "sig_branch", 0 0;
v0xe6b9a0_0 .var "signExtend", 31 0;
v0xe6ba40_0 .var/s "signed_rs", 31 0;
v0xe6bae0_0 .var/s "signed_rt", 31 0;
v0xe6bbf0_0 .var/s "temp", 31 0;
v0xe6bc90_0 .var "zeroExtend", 31 0;
E_0xe6b310/0 .event edge, v0xe6b550_0, v0xe6b830_0, v0xe6a640_0, v0xe6a5a0_0;
E_0xe6b310/1 .event edge, v0xe6b370_0;
E_0xe6b310 .event/or E_0xe6b310/0, E_0xe6b310/1;
S_0xe6ad30 .scope module, "dataMemory" "read_data_memory" 3 44, 8 4, S_0xe2c6b0;
 .timescale 0 0;
v0xe6ae20_0 .alias "address", 31 0, v0xe6dcc0_0;
v0xe6aec0 .array "data_mem", 0 255, 31 0;
v0xe6af40_0 .alias "opcode", 5 0, v0xe6d450_0;
v0xe6aff0_0 .var "read_data", 31 0;
v0xe6b0a0_0 .alias "sig_mem_read", 0 0, v0xe6d5b0_0;
v0xe6b120_0 .alias "sig_mem_write", 0 0, v0xe6dd40_0;
v0xe6b1a0_0 .alias "write_data", 31 0, v0xe6d8a0_0;
S_0xe2c7a0 .scope module, "contents" "read_registers" 3 46, 9 3, S_0xe2c6b0;
 .timescale 0 0;
v0xe399f0_0 .alias "clk", 0 0, v0xe6d0b0_0;
v0xe6a500_0 .alias "opcode", 5 0, v0xe6d450_0;
v0xe6a5a0_0 .var "read_data_1", 31 0;
v0xe6a640_0 .var "read_data_2", 31 0;
v0xe6a6f0_0 .alias "read_reg_1", 4 0, v0xe6d820_0;
v0xe6a790_0 .alias "read_reg_2", 4 0, v0xe6da40_0;
v0xe6a870 .array "registers", 0 31, 31 0;
v0xe6a8f0_0 .alias "signal_regDst", 0 0, v0xe6d750_0;
v0xe6a9e0_0 .alias "signal_regRead", 0 0, v0xe6d680_0;
v0xe6aa80_0 .alias "signal_regWrite", 0 0, v0xe6de70_0;
v0xe6ab80_0 .alias "write_data", 31 0, v0xe6dcc0_0;
v0xe6ac20_0 .alias "write_reg", 4 0, v0xe6d4d0_0;
E_0xe03630 .event edge, v0xe6a790_0, v0xe6a6f0_0;
E_0xe4c820 .event edge, v0xe6ab80_0;
    .scope S_0xe6cbe0;
T_0 ;
    %vpi_call 4 11 "$readmemb", "instruction.mem", v0xe6cdb0;
    %end;
    .thread T_0;
    .scope S_0xe6cbe0;
T_1 ;
    %wait E_0xe6ccd0;
    %ix/getv 3, v0xe6ce30_0;
    %load/av 8, v0xe6cdb0, 32;
    %set/v v0xe6cd00_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xe6c420;
T_2 ;
    %wait E_0xe6c510;
    %load/v 8, v0xe6c7c0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.2, 4;
    %load/x1p 8, v0xe6c710_0, 5;
    %jmp T_2.3;
T_2.2 ;
    %mov 8, 2, 5;
T_2.3 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0xe6cb30_0, 8, 5;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.4, 4;
    %load/x1p 8, v0xe6c710_0, 5;
    %jmp T_2.5;
T_2.4 ;
    %mov 8, 2, 5;
T_2.5 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0xe6c950_0, 8, 5;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.6, 4;
    %load/x1p 8, v0xe6c710_0, 5;
    %jmp T_2.7;
T_2.6 ;
    %mov 8, 2, 5;
T_2.7 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0xe6ca80_0, 8, 5;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.8, 4;
    %load/x1p 8, v0xe6c710_0, 5;
    %jmp T_2.9;
T_2.8 ;
    %mov 8, 2, 5;
T_2.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0xe6c9d0_0, 8, 5;
    %load/v 8, v0xe6c710_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %set/v v0xe6c5c0_0, 8, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xe6c7c0_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xe6c7c0_0, 6;
    %cmpi/u 9, 3, 6;
    %mov 9, 4, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.10, 8;
    %load/v 8, v0xe6c710_0, 27; Only need 27 of 32 bits
; Save base=8 wid=27 in lookaside.
    %set/v v0xe6c540_0, 8, 26;
    %jmp T_2.11;
T_2.10 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.12, 4;
    %load/x1p 8, v0xe6c710_0, 5;
    %jmp T_2.13;
T_2.12 ;
    %mov 8, 2, 5;
T_2.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0xe6ca80_0, 8, 5;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.14, 4;
    %load/x1p 8, v0xe6c710_0, 5;
    %jmp T_2.15;
T_2.14 ;
    %mov 8, 2, 5;
T_2.15 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0xe6c9d0_0, 8, 5;
    %load/v 8, v0xe6c710_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0xe6c690_0, 8, 16;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xe6bdb0;
T_3 ;
    %wait E_0xe6b070;
    %set/v v0xe6bf80_0, 0, 1;
    %set/v v0xe6c030_0, 0, 1;
    %set/v v0xe6c270_0, 0, 1;
    %set/v v0xe6c1c0_0, 0, 1;
    %set/v v0xe6c0e0_0, 0, 1;
    %set/v v0xe6bee0_0, 0, 1;
    %load/v 8, v0xe6c3a0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %set/v v0xe6c0e0_0, 1, 1;
    %set/v v0xe6c1c0_0, 1, 1;
    %load/v 8, v0xe6c2f0_0, 6;
    %cmpi/u 8, 8, 6;
    %inv 4, 1;
    %jmp/0xz  T_3.2, 4;
    %set/v v0xe6c270_0, 1, 1;
T_3.2 ;
T_3.0 ;
    %load/v 8, v0xe6c3a0_0, 6;
    %cmpi/u 8, 21, 6;
    %inv 4, 1;
    %jmp/0xz  T_3.4, 4;
    %set/v v0xe6c1c0_0, 1, 1;
T_3.4 ;
    %load/v 8, v0xe6c3a0_0, 6;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 4, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 5, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 40, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 41, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 43, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %set/v v0xe6c270_0, 1, 1;
    %set/v v0xe6c0e0_0, 0, 1;
T_3.6 ;
    %load/v 8, v0xe6c3a0_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 5, 6;
    %mov 9, 4, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %set/v v0xe6bee0_0, 1, 1;
T_3.8 ;
    %load/v 8, v0xe6c3a0_0, 6;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 40, 6;
    %mov 9, 4, 1;
    %load/v 10, v0xe6c3a0_0, 6;
    %cmpi/u 10, 41, 6;
    %mov 10, 4, 1;
    %or 9, 10, 1;
    %load/v 10, v0xe6c3a0_0, 6;
    %cmpi/u 10, 43, 6;
    %mov 10, 4, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.10, 8;
    %set/v v0xe6c030_0, 1, 1;
    %set/v v0xe6c1c0_0, 1, 1;
T_3.10 ;
    %load/v 8, v0xe6c3a0_0, 6;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xe6c3a0_0, 6;
    %cmpi/u 9, 35, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.12, 8;
    %set/v v0xe6bf80_0, 1, 1;
T_3.12 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xe6b220;
T_4 ;
    %wait E_0xe6b310;
    %load/v 8, v0xe6b6a0_0, 32;
    %set/v v0xe6ba40_0, 8, 32;
    %load/v 8, v0xe6b760_0, 32;
    %set/v v0xe6bae0_0, 8, 32;
    %load/v 8, v0xe6b5d0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %load/v 8, v0xe6b370_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_4.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_4.10, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_4.11, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_4.12, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.2 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6bae0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.3 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b760_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.4 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6bae0_0, 32;
    %sub 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.5 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b760_0, 32;
    %sub 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.6 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b760_0, 32;
    %and 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.7 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b760_0, 32;
    %or 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.8 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b760_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.9 ;
    %load/v 8, v0xe6b760_0, 32;
    %set/v v0xe6bbf0_0, 8, 32;
    %set/v v0xe6b4b0_0, 0, 32;
T_4.15 ;
    %load/v 8, v0xe6b4b0_0, 32;
    %load/v 40, v0xe6b830_0, 5;
    %mov 45, 0, 27;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_4.16, 5;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.17, 4;
    %load/x1p 40, v0xe6bbf0_0, 31;
    %jmp T_4.18;
T_4.17 ;
    %mov 40, 2, 31;
T_4.18 ;
    %mov 8, 40, 31; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.19, 4;
    %load/x1p 40, v0xe6bbf0_0, 1;
    %jmp T_4.20;
T_4.19 ;
    %mov 40, 2, 1;
T_4.20 ;
    %mov 39, 40, 1; Move signal select into place
    %set/v v0xe6bbf0_0, 8, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xe6b4b0_0, 32;
    %set/v v0xe6b4b0_0, 8, 32;
    %jmp T_4.15;
T_4.16 ;
    %load/v 8, v0xe6bbf0_0, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.10 ;
    %load/v 8, v0xe6b760_0, 32;
    %load/v 40, v0xe6b830_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.11 ;
    %load/v 8, v0xe6b760_0, 32;
    %load/v 40, v0xe6b830_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.14;
T_4.12 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b760_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_4.21, 5;
    %movi 8, 1, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.22;
T_4.21 ;
    %set/v v0xe6b430_0, 0, 32;
T_4.22 ;
    %jmp T_4.14;
T_4.13 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6bae0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_4.23, 5;
    %movi 8, 1, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.24;
T_4.23 ;
    %set/v v0xe6b430_0, 0, 32;
T_4.24 ;
    %jmp T_4.14;
T_4.14 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xe6b550_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.25, 4;
    %load/x1p 56, v0xe6b550_0, 1;
    %jmp T_4.26;
T_4.25 ;
    %mov 56, 2, 1;
T_4.26 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %set/v v0xe6b9a0_0, 8, 32;
    %load/v 8, v0xe6b550_0, 16;
    %mov 24, 0, 16;
    %set/v v0xe6bc90_0, 8, 32;
    %load/v 8, v0xe6b5d0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_4.27, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_4.28, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_4.29, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_4.30, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_4.31, 6;
    %cmpi/u 8, 21, 6;
    %jmp/1 T_4.32, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_4.33, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_4.34, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_4.35, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_4.36, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_4.37, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_4.38, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_4.39, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_4.40, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_4.41, 6;
    %cmpi/u 8, 48, 6;
    %jmp/1 T_4.42, 6;
    %jmp T_4.43;
T_4.27 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.28 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.29 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6bc90_0, 32;
    %and 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.30 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6bae0_0, 32;
    %sub 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %load/v 8, v0xe6b430_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_4.44, 4;
    %set/v v0xe6b900_0, 1, 1;
    %jmp T_4.45;
T_4.44 ;
    %set/v v0xe6b900_0, 0, 1;
T_4.45 ;
    %jmp T_4.43;
T_4.31 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6bae0_0, 32;
    %sub 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %load/v 8, v0xe6b430_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_4.46, 4;
    %set/v v0xe6b900_0, 1, 1;
    %set/v v0xe6b430_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %set/v v0xe6b900_0, 0, 1;
T_4.47 ;
    %jmp T_4.43;
T_4.32 ;
    %mov 8, 0, 16;
    %load/v 24, v0xe6b550_0, 16;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.33 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6bc90_0, 32;
    %or 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.34 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_4.48, 5;
    %movi 8, 1, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.49;
T_4.48 ;
    %set/v v0xe6b430_0, 0, 32;
T_4.49 ;
    %jmp T_4.43;
T_4.35 ;
    %load/v 8, v0xe6b6a0_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_4.50, 5;
    %movi 8, 1, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.51;
T_4.50 ;
    %set/v v0xe6b430_0, 0, 32;
T_4.51 ;
    %jmp T_4.43;
T_4.36 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.37 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.38 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.39 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.40 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.41 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.42 ;
    %load/v 8, v0xe6ba40_0, 32;
    %load/v 40, v0xe6b9a0_0, 32;
    %add 8, 40, 32;
    %set/v v0xe6b430_0, 8, 32;
    %jmp T_4.43;
T_4.43 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xe6b220;
T_5 ;
    %vpi_call 7 180 "$monitor", "opcode: %6b, Rs content: %32b, rt content: %32b, signExtendImm = %32b, result: %32b\012", v0xe6b5d0_0, v0xe6b6a0_0, v0xe6b760_0, v0xe6b9a0_0, v0xe6b430_0;
    %end;
    .thread T_5;
    .scope S_0xe6ad30;
T_6 ;
    %vpi_call 8 16 "$readmemb", "data.mem", v0xe6aec0;
    %end;
    .thread T_6;
    .scope S_0xe6ad30;
T_7 ;
    %wait E_0xe4c820;
    %load/v 8, v0xe6b120_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0xe6af40_0, 6;
    %cmpi/u 8, 40, 6;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0xe6b1a0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0xe6ae20_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6aec0, 8, 8;
t_0 ;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0xe6af40_0, 6;
    %cmpi/u 8, 41, 6;
    %jmp/0xz  T_7.4, 4;
    %load/v 8, v0xe6b1a0_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/getv 3, v0xe6ae20_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6aec0, 8, 16;
t_1 ;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v0xe6b1a0_0, 32;
    %ix/getv 3, v0xe6ae20_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6aec0, 8, 32;
t_2 ;
T_7.5 ;
T_7.3 ;
    %vpi_call 8 31 "$writememb", "data.mem", v0xe6aec0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xe6ad30;
T_8 ;
    %wait E_0xe4c820;
    %load/v 8, v0xe6b0a0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 3, v0xe6ae20_0;
    %load/av 8, v0xe6aec0, 32;
    %set/v v0xe6aff0_0, 8, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe2c7a0;
T_9 ;
    %vpi_call 9 14 "$readmemb", "registers.mem", v0xe6a870;
    %end;
    .thread T_9;
    .scope S_0xe2c7a0;
T_10 ;
    %wait E_0xe4c820;
    %load/v 8, v0xe6aa80_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0xe6a8f0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0xe6a500_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v0xe6ab80_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0xe6ac20_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6a870, 8, 8;
t_3 ;
T_10.4 ;
    %load/v 8, v0xe6a500_0, 6;
    %cmpi/u 8, 37, 6;
    %jmp/0xz  T_10.6, 4;
    %load/v 8, v0xe6ab80_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/getv 3, v0xe6ac20_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6a870, 8, 16;
t_4 ;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v0xe6ab80_0, 32;
    %ix/getv 3, v0xe6ac20_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6a870, 8, 32;
t_5 ;
T_10.7 ;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0xe6a500_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/0xz  T_10.8, 4;
    %load/v 8, v0xe6ab80_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0xe6a790_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6a870, 8, 8;
t_6 ;
T_10.8 ;
    %load/v 8, v0xe6a500_0, 6;
    %cmpi/u 8, 37, 6;
    %jmp/0xz  T_10.10, 4;
    %load/v 8, v0xe6ab80_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/getv 3, v0xe6a790_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6a870, 8, 16;
t_7 ;
    %jmp T_10.11;
T_10.10 ;
    %load/v 8, v0xe6ab80_0, 32;
    %ix/getv 3, v0xe6a790_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe6a870, 8, 32;
t_8 ;
T_10.11 ;
T_10.3 ;
    %vpi_call 9 44 "$writememb", "registers.mem", v0xe6a870;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xe2c7a0;
T_11 ;
    %wait E_0xe03630;
    %load/v 8, v0xe6a9e0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 3, v0xe6a6f0_0;
    %load/av 8, v0xe6a870, 32;
    %set/v v0xe6a5a0_0, 8, 32;
    %ix/getv 3, v0xe6a790_0;
    %load/av 8, v0xe6a870, 32;
    %set/v v0xe6a640_0, 8, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xe2c6b0;
T_12 ;
    %set/v v0xe6cee0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0xe2c6b0;
T_13 ;
    %wait E_0xe04f50;
    %load/v 8, v0xe6d450_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v0xe6cf60_0, 26;
    %mov 34, 0, 6;
    %set/v v0xe6cee0_0, 8, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0xe6d450_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xe6d160_0, 6;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0xe6d970_0, 32;
    %set/v v0xe6cee0_0, 8, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0xe6dcc0_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %load/v 9, v0xe6cfe0_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v0xe6cee0_0, 32;
    %mov 40, 0, 2;
    %addi 8, 1, 34;
    %load/v 42, v0xe6d1e0_0, 16;
    %mov 58, 0, 18;
    %add 8, 42, 34;
    %set/v v0xe6cee0_0, 8, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/v 8, v0xe6cee0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0xe6cee0_0, 8, 32;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xe037d0;
T_14 ;
    %set/v v0xe6def0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0xe037d0;
T_15 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd";
    %vpi_call 2 12 "$dumpvars", 1'sb0, S_0xe037d0;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %delay 50, 0;
    %load/v 8, v0xe6def0_0, 1;
    %inv 8, 1;
    %set/v v0xe6def0_0, 8, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "mips_testbench.v";
    "mips_core.v";
    "read_instructions.v";
    "inst_parser.v";
    "control_unit.v";
    "ALU32bit.v";
    "read_data_memory.v";
    "read_registers.v";
