###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Mon May 12 15:04:42 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix mini_mips_p_preCTS -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][15]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][15]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[31][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[31][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[11][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[11][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[11][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[11][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[22][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[22][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[22][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[22][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[16][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[16][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[16][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[16][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[21][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[21][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[21][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[21][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[17][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[17][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[17][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[17][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[19][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[19][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[19][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[19][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[2][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[2][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[2][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[2][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[3][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[3][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[3][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[3][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[6][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[6][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[6][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[6][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[1][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[1][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[1][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[1][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[5][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[5][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[5][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[5][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[10][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[10][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX4        | 1.000 |   1.441 |    4.460 | 
     | reg[10][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -3.019 | 
     | reg[10][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[20][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[20][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[20][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[20][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[23][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[23][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[23][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[23][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[30][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[30][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[24][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[24][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[24][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[24][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[25][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[25][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[25][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[25][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[4][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[4][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[4][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[4][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[12][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[12][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[12][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[12][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[7][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[7][22]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[7][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[7][22]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[13][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[13][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[13][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[13][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[31][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[31][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[18][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[18][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[18][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[18][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[13][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[13][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[13][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[13][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[22][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[22][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[22][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[22][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[2][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[2][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[2][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[2][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[1][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[1][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[1][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[1][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[4][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[4][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[4][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[4][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[6][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[6][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[6][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[6][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[10][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[10][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[10][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[10][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[11][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[11][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[11][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[11][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[5][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[5][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[5][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[5][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[12][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[12][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[12][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[12][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[7][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[7][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[7][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[7][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[3][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[3][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[3][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[3][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[17][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[17][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[17][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[17][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[23][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[23][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[23][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[23][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[21][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[21][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[21][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[21][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[31][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[31][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[19][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[19][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[19][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[19][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[24][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[24][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[24][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[24][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[30][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[30][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[25][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[25][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[25][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[25][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[18][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[18][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX4        | 1.000 |   1.441 |    4.460 | 
     | reg[18][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -3.019 | 
     | reg[18][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[16][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[16][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[16][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[16][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[20][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[20][11]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    4.460 | 
     | reg[20][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.019 | 
     | reg[20][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[9]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9] | RN ^         | HS65_LH_DFPRQX4        | 1.000 |   1.441 |    4.460 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I9                                   | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9] | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -3.019 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[11]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11]/RN (^) checked with 
leading edge of 'myclk'
Beginpoint: rst_n                                              (^) triggered by 
leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11] | RN ^         | HS65_LH_DFPRQX4        | 1.000 |   1.441 |    4.460 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                    | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I9                                    | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11] | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -3.019 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[0]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.460
- Arrival Time                  1.441
= Slack Time                    3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |    3.019 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    3.460 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0] | RN ^         | HS65_LH_DFPRQX4        | 1.000 |   1.441 |    4.460 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |   -3.019 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -3.019 | 
     | clk_i__L2_I9                                   | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.019 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0] | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -3.019 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

