<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Sysctrl Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_sysctrl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_sysctrl-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Sysctrl Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SYSCTRL hardware registers.  
 <a href="struct_sysctrl.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a70785226a416f7b53ff219827ee810d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type.html">SYSCTRL_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a70785226a416f7b53ff219827ee810d4">INTENCLR</a></td></tr>
<tr class="memdesc:a70785226a416f7b53ff219827ee810d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Interrupt Enable Clear.  <a href="struct_sysctrl.html#a70785226a416f7b53ff219827ee810d4">More...</a><br /></td></tr>
<tr class="separator:a70785226a416f7b53ff219827ee810d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc702e8594a998c7ef5c72017c2f614e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type.html">SYSCTRL_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#afc702e8594a998c7ef5c72017c2f614e">INTENSET</a></td></tr>
<tr class="memdesc:afc702e8594a998c7ef5c72017c2f614e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Interrupt Enable Set.  <a href="struct_sysctrl.html#afc702e8594a998c7ef5c72017c2f614e">More...</a><br /></td></tr>
<tr class="separator:afc702e8594a998c7ef5c72017c2f614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4100bde368282e445015eef060076ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type.html">SYSCTRL_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a4100bde368282e445015eef060076ff0">INTFLAG</a></td></tr>
<tr class="memdesc:a4100bde368282e445015eef060076ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear.  <a href="struct_sysctrl.html#a4100bde368282e445015eef060076ff0">More...</a><br /></td></tr>
<tr class="separator:a4100bde368282e445015eef060076ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5cc388f4d59b0481c3df6251d87ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___p_c_l_k_s_r___type.html">SYSCTRL_PCLKSR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a7f5cc388f4d59b0481c3df6251d87ea0">PCLKSR</a></td></tr>
<tr class="memdesc:a7f5cc388f4d59b0481c3df6251d87ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/ 32) Power and Clocks Status.  <a href="struct_sysctrl.html#a7f5cc388f4d59b0481c3df6251d87ea0">More...</a><br /></td></tr>
<tr class="separator:a7f5cc388f4d59b0481c3df6251d87ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5835251be4edcbcdc1f42bf9cca2ace5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c___type.html">SYSCTRL_XOSC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a5835251be4edcbcdc1f42bf9cca2ace5">XOSC</a></td></tr>
<tr class="memdesc:a5835251be4edcbcdc1f42bf9cca2ace5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control.  <a href="struct_sysctrl.html#a5835251be4edcbcdc1f42bf9cca2ace5">More...</a><br /></td></tr>
<tr class="separator:a5835251be4edcbcdc1f42bf9cca2ace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597ffb03a03fa15bd1e573965571940e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a597ffb03a03fa15bd1e573965571940e">Reserved1</a> [0x2]</td></tr>
<tr class="separator:a597ffb03a03fa15bd1e573965571940e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0506bde409cd60f3286af82ed6275c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c32_k___type.html">SYSCTRL_XOSC32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a6d0506bde409cd60f3286af82ed6275c">XOSC32K</a></td></tr>
<tr class="memdesc:a6d0506bde409cd60f3286af82ed6275c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 16) 32kHz External Crystal Oscillator (XOSC32K) Control.  <a href="struct_sysctrl.html#a6d0506bde409cd60f3286af82ed6275c">More...</a><br /></td></tr>
<tr class="separator:a6d0506bde409cd60f3286af82ed6275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab037d32b141b79d8d29e3543cf705d05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#ab037d32b141b79d8d29e3543cf705d05">Reserved2</a> [0x2]</td></tr>
<tr class="separator:ab037d32b141b79d8d29e3543cf705d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07bd14a2ca7ec863a549d296cf135acd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c32_k___type.html">SYSCTRL_OSC32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a07bd14a2ca7ec863a549d296cf135acd">OSC32K</a></td></tr>
<tr class="memdesc:a07bd14a2ca7ec863a549d296cf135acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) 32kHz Internal Oscillator (OSC32K) Control.  <a href="struct_sysctrl.html#a07bd14a2ca7ec863a549d296cf135acd">More...</a><br /></td></tr>
<tr class="separator:a07bd14a2ca7ec863a549d296cf135acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96965d0cc47d570c8561d10dbb71b4ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type.html">SYSCTRL_OSCULP32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a96965d0cc47d570c8561d10dbb71b4ac">OSCULP32K</a></td></tr>
<tr class="memdesc:a96965d0cc47d570c8561d10dbb71b4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 8) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control.  <a href="struct_sysctrl.html#a96965d0cc47d570c8561d10dbb71b4ac">More...</a><br /></td></tr>
<tr class="separator:a96965d0cc47d570c8561d10dbb71b4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fd1aac10742e0000698705b0dc62d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a98fd1aac10742e0000698705b0dc62d5">Reserved3</a> [0x3]</td></tr>
<tr class="separator:a98fd1aac10742e0000698705b0dc62d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9451b83d7aa5e66e9efdea924adbd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c8_m___type.html">SYSCTRL_OSC8M_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a9a9451b83d7aa5e66e9efdea924adbd2">OSC8M</a></td></tr>
<tr class="memdesc:a9a9451b83d7aa5e66e9efdea924adbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) 8MHz Internal Oscillator (OSC8M) Control.  <a href="struct_sysctrl.html#a9a9451b83d7aa5e66e9efdea924adbd2">More...</a><br /></td></tr>
<tr class="separator:a9a9451b83d7aa5e66e9efdea924adbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f1cd783ef908775dd1a46e1057eddb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type.html">SYSCTRL_DFLLCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a13f1cd783ef908775dd1a46e1057eddb">DFLLCTRL</a></td></tr>
<tr class="memdesc:a13f1cd783ef908775dd1a46e1057eddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 16) DFLL48M Control.  <a href="struct_sysctrl.html#a13f1cd783ef908775dd1a46e1057eddb">More...</a><br /></td></tr>
<tr class="separator:a13f1cd783ef908775dd1a46e1057eddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17b3aa7b7371d6fbf2973ddd3cfdf1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#ac17b3aa7b7371d6fbf2973ddd3cfdf1a">Reserved4</a> [0x2]</td></tr>
<tr class="separator:ac17b3aa7b7371d6fbf2973ddd3cfdf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271e4bd2e3391c0f20373109a359221d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type.html">SYSCTRL_DFLLVAL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a271e4bd2e3391c0f20373109a359221d">DFLLVAL</a></td></tr>
<tr class="memdesc:a271e4bd2e3391c0f20373109a359221d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) DFLL48M Value.  <a href="struct_sysctrl.html#a271e4bd2e3391c0f20373109a359221d">More...</a><br /></td></tr>
<tr class="separator:a271e4bd2e3391c0f20373109a359221d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912fe549ccdb19e7d9aa87516983204b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type.html">SYSCTRL_DFLLMUL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a912fe549ccdb19e7d9aa87516983204b">DFLLMUL</a></td></tr>
<tr class="memdesc:a912fe549ccdb19e7d9aa87516983204b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) DFLL48M Multiplier.  <a href="struct_sysctrl.html#a912fe549ccdb19e7d9aa87516983204b">More...</a><br /></td></tr>
<tr class="separator:a912fe549ccdb19e7d9aa87516983204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706b3e409be2224c66161da29837bab9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type.html">SYSCTRL_DFLLSYNC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a706b3e409be2224c66161da29837bab9">DFLLSYNC</a></td></tr>
<tr class="memdesc:a706b3e409be2224c66161da29837bab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 8) DFLL48M Synchronization.  <a href="struct_sysctrl.html#a706b3e409be2224c66161da29837bab9">More...</a><br /></td></tr>
<tr class="separator:a706b3e409be2224c66161da29837bab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759b571d858e8b2e7a4b252efb8a7a5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a759b571d858e8b2e7a4b252efb8a7a5f">Reserved5</a> [0x3]</td></tr>
<tr class="separator:a759b571d858e8b2e7a4b252efb8a7a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9157590dce5faafde833fc1f5364559c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___b_o_d33___type.html">SYSCTRL_BOD33_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a9157590dce5faafde833fc1f5364559c">BOD33</a></td></tr>
<tr class="memdesc:a9157590dce5faafde833fc1f5364559c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) 3.3V Brown-Out Detector (BOD33) Control.  <a href="struct_sysctrl.html#a9157590dce5faafde833fc1f5364559c">More...</a><br /></td></tr>
<tr class="separator:a9157590dce5faafde833fc1f5364559c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab774496675b12af8e5376bcedea81b19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#ab774496675b12af8e5376bcedea81b19">Reserved6</a> [0x4]</td></tr>
<tr class="separator:ab774496675b12af8e5376bcedea81b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46656a7a4a800c96a04343a9ba88cac9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_g___type.html">SYSCTRL_VREG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a46656a7a4a800c96a04343a9ba88cac9">VREG</a></td></tr>
<tr class="memdesc:a46656a7a4a800c96a04343a9ba88cac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/W 16) Voltage Regulator System (VREG) Control.  <a href="struct_sysctrl.html#a46656a7a4a800c96a04343a9ba88cac9">More...</a><br /></td></tr>
<tr class="separator:a46656a7a4a800c96a04343a9ba88cac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d8121d6174294c132053db96bdb6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a36d8121d6174294c132053db96bdb6d5">Reserved7</a> [0x2]</td></tr>
<tr class="separator:a36d8121d6174294c132053db96bdb6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52dde24bfc29b423d587d22e3c6bec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_f___type.html">SYSCTRL_VREF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#af52dde24bfc29b423d587d22e3c6bec2">VREF</a></td></tr>
<tr class="memdesc:af52dde24bfc29b423d587d22e3c6bec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) Voltage References System (VREF) Control.  <a href="struct_sysctrl.html#af52dde24bfc29b423d587d22e3c6bec2">More...</a><br /></td></tr>
<tr class="separator:af52dde24bfc29b423d587d22e3c6bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ad2029b353c2d392bbdec2890f5d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">SYSCTRL_DPLLCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a11ad2029b353c2d392bbdec2890f5d11">DPLLCTRLA</a></td></tr>
<tr class="memdesc:a11ad2029b353c2d392bbdec2890f5d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 8) DPLL Control A.  <a href="struct_sysctrl.html#a11ad2029b353c2d392bbdec2890f5d11">More...</a><br /></td></tr>
<tr class="separator:a11ad2029b353c2d392bbdec2890f5d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6ef5d7c24bf6e2c8820e4ba18ec3e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a1d6ef5d7c24bf6e2c8820e4ba18ec3e5">Reserved8</a> [0x3]</td></tr>
<tr class="separator:a1d6ef5d7c24bf6e2c8820e4ba18ec3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ef05f3bc62e67c115659ee95a53b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">SYSCTRL_DPLLRATIO_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a49ef05f3bc62e67c115659ee95a53b69">DPLLRATIO</a></td></tr>
<tr class="memdesc:a49ef05f3bc62e67c115659ee95a53b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x48 (R/W 32) DPLL Ratio Control.  <a href="struct_sysctrl.html#a49ef05f3bc62e67c115659ee95a53b69">More...</a><br /></td></tr>
<tr class="separator:a49ef05f3bc62e67c115659ee95a53b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37070097cb40536acce07c1520af4c11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">SYSCTRL_DPLLCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a37070097cb40536acce07c1520af4c11">DPLLCTRLB</a></td></tr>
<tr class="memdesc:a37070097cb40536acce07c1520af4c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 32) DPLL Control B.  <a href="struct_sysctrl.html#a37070097cb40536acce07c1520af4c11">More...</a><br /></td></tr>
<tr class="separator:a37070097cb40536acce07c1520af4c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc53dd98ef64af6db50b4f01ea0f4b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">SYSCTRL_DPLLSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a6fc53dd98ef64af6db50b4f01ea0f4b8">DPLLSTATUS</a></td></tr>
<tr class="memdesc:a6fc53dd98ef64af6db50b4f01ea0f4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x50 (R/ 8) DPLL Status.  <a href="struct_sysctrl.html#a6fc53dd98ef64af6db50b4f01ea0f4b8">More...</a><br /></td></tr>
<tr class="separator:a6fc53dd98ef64af6db50b4f01ea0f4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SYSCTRL hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00900">900</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a9157590dce5faafde833fc1f5364559c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9157590dce5faafde833fc1f5364559c">&#9670;&nbsp;</a></span>BOD33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___b_o_d33___type.html">SYSCTRL_BOD33_Type</a> Sysctrl::BOD33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 32) 3.3V Brown-Out Detector (BOD33) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00919">919</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a13f1cd783ef908775dd1a46e1057eddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f1cd783ef908775dd1a46e1057eddb">&#9670;&nbsp;</a></span>DFLLCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type.html">SYSCTRL_DFLLCTRL_Type</a> Sysctrl::DFLLCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 16) DFLL48M Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00913">913</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a912fe549ccdb19e7d9aa87516983204b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a912fe549ccdb19e7d9aa87516983204b">&#9670;&nbsp;</a></span>DFLLMUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type.html">SYSCTRL_DFLLMUL_Type</a> Sysctrl::DFLLMUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/W 32) DFLL48M Multiplier. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00916">916</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a706b3e409be2224c66161da29837bab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706b3e409be2224c66161da29837bab9">&#9670;&nbsp;</a></span>DFLLSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type.html">SYSCTRL_DFLLSYNC_Type</a> Sysctrl::DFLLSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/W 8) DFLL48M Synchronization. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00917">917</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a271e4bd2e3391c0f20373109a359221d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a271e4bd2e3391c0f20373109a359221d">&#9670;&nbsp;</a></span>DFLLVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type.html">SYSCTRL_DFLLVAL_Type</a> Sysctrl::DFLLVAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/W 32) DFLL48M Value. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00915">915</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a11ad2029b353c2d392bbdec2890f5d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ad2029b353c2d392bbdec2890f5d11">&#9670;&nbsp;</a></span>DPLLCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">SYSCTRL_DPLLCTRLA_Type</a> Sysctrl::DPLLCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x44 (R/W 8) DPLL Control A. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00924">924</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a37070097cb40536acce07c1520af4c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37070097cb40536acce07c1520af4c11">&#9670;&nbsp;</a></span>DPLLCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">SYSCTRL_DPLLCTRLB_Type</a> Sysctrl::DPLLCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4C (R/W 32) DPLL Control B. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00927">927</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a49ef05f3bc62e67c115659ee95a53b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ef05f3bc62e67c115659ee95a53b69">&#9670;&nbsp;</a></span>DPLLRATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">SYSCTRL_DPLLRATIO_Type</a> Sysctrl::DPLLRATIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x48 (R/W 32) DPLL Ratio Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00926">926</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a6fc53dd98ef64af6db50b4f01ea0f4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc53dd98ef64af6db50b4f01ea0f4b8">&#9670;&nbsp;</a></span>DPLLSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">SYSCTRL_DPLLSTATUS_Type</a> Sysctrl::DPLLSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x50 (R/ 8) DPLL Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00928">928</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a70785226a416f7b53ff219827ee810d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70785226a416f7b53ff219827ee810d4">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type.html">SYSCTRL_INTENCLR_Type</a> Sysctrl::INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00901">901</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="afc702e8594a998c7ef5c72017c2f614e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc702e8594a998c7ef5c72017c2f614e">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type.html">SYSCTRL_INTENSET_Type</a> Sysctrl::INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00902">902</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a4100bde368282e445015eef060076ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4100bde368282e445015eef060076ff0">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type.html">SYSCTRL_INTFLAG_Type</a> Sysctrl::INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00903">903</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a07bd14a2ca7ec863a549d296cf135acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07bd14a2ca7ec863a549d296cf135acd">&#9670;&nbsp;</a></span>OSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c32_k___type.html">SYSCTRL_OSC32K_Type</a> Sysctrl::OSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) 32kHz Internal Oscillator (OSC32K) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00909">909</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a9a9451b83d7aa5e66e9efdea924adbd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9451b83d7aa5e66e9efdea924adbd2">&#9670;&nbsp;</a></span>OSC8M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c8_m___type.html">SYSCTRL_OSC8M_Type</a> Sysctrl::OSC8M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) 8MHz Internal Oscillator (OSC8M) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00912">912</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a96965d0cc47d570c8561d10dbb71b4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96965d0cc47d570c8561d10dbb71b4ac">&#9670;&nbsp;</a></span>OSCULP32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type.html">SYSCTRL_OSCULP32K_Type</a> Sysctrl::OSCULP32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 8) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00910">910</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a7f5cc388f4d59b0481c3df6251d87ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5cc388f4d59b0481c3df6251d87ea0">&#9670;&nbsp;</a></span>PCLKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___p_c_l_k_s_r___type.html">SYSCTRL_PCLKSR_Type</a> Sysctrl::PCLKSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/ 32) Power and Clocks Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00904">904</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a597ffb03a03fa15bd1e573965571940e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597ffb03a03fa15bd1e573965571940e">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved1[0x2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00906">906</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="ab037d32b141b79d8d29e3543cf705d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab037d32b141b79d8d29e3543cf705d05">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved2[0x2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00908">908</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a98fd1aac10742e0000698705b0dc62d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98fd1aac10742e0000698705b0dc62d5">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved3[0x3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00911">911</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="ac17b3aa7b7371d6fbf2973ddd3cfdf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17b3aa7b7371d6fbf2973ddd3cfdf1a">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved4[0x2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00914">914</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a759b571d858e8b2e7a4b252efb8a7a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759b571d858e8b2e7a4b252efb8a7a5f">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved5[0x3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00918">918</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="ab774496675b12af8e5376bcedea81b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab774496675b12af8e5376bcedea81b19">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved6[0x4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00920">920</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a36d8121d6174294c132053db96bdb6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d8121d6174294c132053db96bdb6d5">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved7[0x2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00922">922</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a1d6ef5d7c24bf6e2c8820e4ba18ec3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6ef5d7c24bf6e2c8820e4ba18ec3e5">&#9670;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> Sysctrl::Reserved8[0x3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00925">925</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="af52dde24bfc29b423d587d22e3c6bec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52dde24bfc29b423d587d22e3c6bec2">&#9670;&nbsp;</a></span>VREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_f___type.html">SYSCTRL_VREF_Type</a> Sysctrl::VREF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 32) Voltage References System (VREF) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00923">923</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a46656a7a4a800c96a04343a9ba88cac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46656a7a4a800c96a04343a9ba88cac9">&#9670;&nbsp;</a></span>VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_g___type.html">SYSCTRL_VREG_Type</a> Sysctrl::VREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3C (R/W 16) Voltage Regulator System (VREG) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00921">921</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a5835251be4edcbcdc1f42bf9cca2ace5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5835251be4edcbcdc1f42bf9cca2ace5">&#9670;&nbsp;</a></span>XOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c___type.html">SYSCTRL_XOSC_Type</a> Sysctrl::XOSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00905">905</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a6d0506bde409cd60f3286af82ed6275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0506bde409cd60f3286af82ed6275c">&#9670;&nbsp;</a></span>XOSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c32_k___type.html">SYSCTRL_XOSC32K_Type</a> Sysctrl::XOSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 16) 32kHz External Crystal Oscillator (XOSC32K) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2sysctrl_8h_source.html#l00907">907</a> of file <a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Sambasivam/Downloads/Trapizoidal_Control/samd21d/include/component/<a class="el" href="component_2sysctrl_8h_source.html">sysctrl.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_sysctrl.html">Sysctrl</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
