Analysis & Elaboration report for SoC
Fri Apr 01 17:57:13 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated
  6. Parameter Settings for User Entity Instance: MyMemory:SummonMemory|altsyncram:altsyncram_component
  7. altsyncram Parameter Settings by Entity Instance
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32D"
 10. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18C"
 11. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32C"
 12. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10B"
 13. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18B"
 14. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26B"
 15. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32B"
 16. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6"
 17. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A"
 18. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14"
 19. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A"
 20. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22"
 21. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A"
 22. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30"
 23. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32A"
 24. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15"
 25. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14"
 26. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13"
 27. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12"
 28. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11"
 29. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10"
 30. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9"
 31. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8"
 32. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7"
 33. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6"
 34. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5"
 35. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4"
 36. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3"
 37. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2"
 38. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1"
 39. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0"
 40. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD15"
 41. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD14"
 42. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD13"
 43. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD12"
 44. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD11"
 45. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD10"
 46. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD9"
 47. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD8"
 48. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD7"
 49. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD6"
 50. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD5"
 51. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD4"
 52. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD3"
 53. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD2"
 54. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD1"
 55. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD0"
 56. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter"
 57. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"
 58. Port Connectivity Checks: "RiscV:CpuRiscV"
 59. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Apr 01 17:57:13 2022       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; SoC                                         ;
; Top-level Entity Name         ; SoC                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |SoC|MyMemory:SummonMemory ; VHDL/MyMemory.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyMemory:SummonMemory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------+
; Parameter Name                     ; Value                 ; Type                                  ;
+------------------------------------+-----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                               ;
; WIDTH_A                            ; 32                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                               ;
; WIDTH_B                            ; 1                     ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                               ;
; INIT_FILE                          ; ./VHDL/MemoryData.hex ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_tk24       ; Untyped                               ;
+------------------------------------+-----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; MyMemory:SummonMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SoC                ; SoC                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32D"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[13..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18C"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[7..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32C"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11"                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10"                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0"                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD15"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD14"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD13"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD12"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD11"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD10"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD9"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD8"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD7"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD6"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD5"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD4"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD3"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD2"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD1"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD0"                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; multiplierin[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nots            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter"                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; auxq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; spyaddrmode0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode9   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode11  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode29  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode32  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode34  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyadderresult ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spymulresult   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyresultand   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyresultor    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyresultxor   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spylsrregister ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spylsregister  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyasrregister ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV"                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; memoryaddress[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memoryrdwr[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 01 17:57:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mymemory.vhd
    Info (12022): Found design unit 1: mymemory-SYN File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd Line: 54
    Info (12023): Found entity 1: MyMemory File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mulcounter.vhd
    Info (12022): Found design unit 1: MulCounter-MulCounterArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MulCounter.vhd Line: 24
    Info (12023): Found entity 1: MulCounter File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MulCounter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/periphericcircuit.vhd
    Info (12022): Found design unit 1: PeriphericCircuit-PeriphericCircuitArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PeriphericCircuit.vhd Line: 36
    Info (12023): Found entity 1: PeriphericCircuit File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PeriphericCircuit.vhd Line: 22
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/outputcontrolpackage.vhd
    Info (12022): Found design unit 1: OutputControlPackage File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputControlPackage.vhd Line: 18
    Info (12022): Found design unit 2: OutputControlPackage-body File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputControlPackage.vhd Line: 119
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd
    Info (12022): Found design unit 1: SinglePartialProduct-SinglePartialProductArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SinglePartialProduct.vhd Line: 41
    Info (12023): Found entity 1: SinglePartialProduct File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SinglePartialProduct.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd
    Info (12022): Found design unit 1: Multiplier32Bits-Multiplier32BitsArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 30
    Info (12023): Found entity 1: Multiplier32Bits File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd
    Info (12022): Found design unit 1: LogicalShiftRight-LogicalShiftRightArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LogicalShiftRight.vhd Line: 38
    Info (12023): Found entity 1: LogicalShiftRight File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LogicalShiftRight.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd
    Info (12022): Found design unit 1: LeftShift-LeftShiftArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LeftShift.vhd Line: 38
    Info (12023): Found entity 1: LeftShift File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LeftShift.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd
    Info (12022): Found design unit 1: FullPartialProduct-FullPartialProductArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/FullPartialProduct.vhd Line: 37
    Info (12023): Found entity 1: FullPartialProduct File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/FullPartialProduct.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd
    Info (12022): Found design unit 1: CRAAdder32-CRAAdder32Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder32.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder32 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd
    Info (12022): Found design unit 1: CRAAdder30-CRAAdder30Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder30.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder30 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder30.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd
    Info (12022): Found design unit 1: CRAAdder26-CRAAdder26Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder26.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder26 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder26.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd
    Info (12022): Found design unit 1: CRAAdder22-CRAAdder22Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder22.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder22 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder22.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd
    Info (12022): Found design unit 1: CRAAdder18-CRAAdder18Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder18.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder18 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder18.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd
    Info (12022): Found design unit 1: CRAAdder14-CRAAdder14Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder14.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder14 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder14.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd
    Info (12022): Found design unit 1: CRAAdder10-CRAAdder10Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder10.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder10 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder10.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd
    Info (12022): Found design unit 1: CRAAdder6-CRAAdder6Arch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder6.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder6 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder6.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd
    Info (12022): Found design unit 1: BoothDecoder-BoothDecoderArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BoothDecoder.vhd Line: 37
    Info (12023): Found entity 1: BoothDecoder File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BoothDecoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd
    Info (12022): Found design unit 1: BlockXor-BlockXorArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockXor.vhd Line: 31
    Info (12023): Found entity 1: BlockXor File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockXor.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd
    Info (12022): Found design unit 1: BlockOr-BlockOrArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockOr.vhd Line: 31
    Info (12023): Found entity 1: BlockOr File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockOr.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd
    Info (12022): Found design unit 1: BlockAnd-BlockAndArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockAnd.vhd Line: 31
    Info (12023): Found entity 1: BlockAnd File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockAnd.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd
    Info (12022): Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ArithmeticShiftRight.vhd Line: 38
    Info (12023): Found entity 1: ArithmeticShiftRight File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ArithmeticShiftRight.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/alu.vhd
    Info (12022): Found design unit 1: Alu-AluArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 67
    Info (12023): Found entity 1: Alu File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mar.vhd
    Info (12022): Found design unit 1: Mar-MarArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MAR.vhd Line: 33
    Info (12023): Found entity 1: Mar File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MAR.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/counter.vhd
    Info (12022): Found design unit 1: Counter-CounterArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Counter.vhd Line: 34
    Info (12023): Found entity 1: Counter File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Counter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/word.vhd
    Info (12022): Found design unit 1: Word-WordArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Word.vhd Line: 31
    Info (12023): Found entity 1: Word File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Word.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sp.vhd
    Info (12022): Found design unit 1: Sp-SpArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Sp.vhd Line: 41
    Info (12023): Found entity 1: Sp File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Sp.vhd Line: 20
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/registerspackage.vhd
    Info (12022): Found design unit 1: RegistersPackage File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersPackage.vhd Line: 18
    Info (12022): Found design unit 2: RegistersPackage-body File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersPackage.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/registersblock.vhd
    Info (12022): Found design unit 1: RegistersBlock-RegistersBlockArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd Line: 33
    Info (12023): Found entity 1: RegistersBlock File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/registers.vhd
    Info (12022): Found design unit 1: Registers-RegistersArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd Line: 41
    Info (12023): Found entity 1: Registers File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pc.vhd
    Info (12022): Found design unit 1: Pc-PcArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PC.vhd Line: 35
    Info (12023): Found entity 1: Pc File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PC.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/outputmanager.vhd
    Info (12022): Found design unit 1: OutputManager-OutputManagerArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputManager.vhd Line: 36
    Info (12023): Found entity 1: OutputManager File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputManager.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ir.vhd
    Info (12022): Found design unit 1: Ir-IrArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Ir.vhd Line: 41
    Info (12023): Found entity 1: Ir File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Ir.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/inputmanager.vhd
    Info (12022): Found design unit 1: InputManager-InputManagerArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/InputManager.vhd Line: 34
    Info (12023): Found entity 1: InputManager File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/InputManager.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/csr.vhd
    Info (12022): Found design unit 1: CSR-CSRArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CSR.vhd Line: 53
    Info (12023): Found entity 1: CSR File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CSR.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-ControlUnitArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ControlUnit.vhd Line: 47
    Info (12023): Found entity 1: ControlUnit File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ControlUnit.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/soc.vhd
    Info (12022): Found design unit 1: SoC-SoCArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd Line: 33
    Info (12023): Found entity 1: SoC File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/riscv.vhd
    Info (12022): Found design unit 1: RiscV-RiscVArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 39
    Info (12023): Found entity 1: RiscV File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/testprotocol.vhd
    Info (12022): Found design unit 1: TestProtocol-TestProtocolArch File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/TestProtocol.vhd Line: 19
    Info (12023): Found entity 1: TestProtocol File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/TestProtocol.vhd Line: 16
Info (12127): Elaborating entity "SoC" for the top level hierarchy
Info (12128): Elaborating entity "RiscV" for hierarchy "RiscV:CpuRiscV" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd Line: 53
Info (12128): Elaborating entity "ControlUnit" for hierarchy "RiscV:CpuRiscV|ControlUnit:Control" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 87
Info (12128): Elaborating entity "Registers" for hierarchy "RiscV:CpuRiscV|Registers:Rpg" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 109
Info (12128): Elaborating entity "InputManager" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd Line: 57
Info (12128): Elaborating entity "RegistersBlock" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd Line: 67
Info (12128): Elaborating entity "Word" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:X1" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd Line: 78
Info (12128): Elaborating entity "Sp" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Sp:X2" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd Line: 86
Info (12128): Elaborating entity "OutputManager" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd Line: 76
Info (12128): Elaborating entity "CSR" for hierarchy "RiscV:CpuRiscV|CSR:ControlStatusRegisters" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 126
Info (12128): Elaborating entity "Ir" for hierarchy "RiscV:CpuRiscV|Ir:IntructionRegister" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 139
Info (12128): Elaborating entity "Pc" for hierarchy "RiscV:CpuRiscV|Pc:ProgramCounter" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 151
Info (12128): Elaborating entity "Counter" for hierarchy "RiscV:CpuRiscV|Counter:C" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 162
Info (12128): Elaborating entity "Mar" for hierarchy "RiscV:CpuRiscV|Mar:MemoryAddressRegister" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 172
Info (12128): Elaborating entity "Alu" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd Line: 182
Info (12128): Elaborating entity "MulCounter" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 174
Info (12128): Elaborating entity "CRAAdder32" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|CRAAdder32:CraA32" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 427
Info (12128): Elaborating entity "LogicalShiftRight" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LogicalShiftRight:Lsr" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 435
Info (12128): Elaborating entity "LeftShift" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LeftShift:Ls" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 444
Info (12128): Elaborating entity "ArithmeticShiftRight" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ArithmeticShiftRight:Asr" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 453
Info (12128): Elaborating entity "Multiplier32Bits" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 462
Warning (10036): Verilog HDL or VHDL warning at Multiplier32Bits.vhd(133): object "NotSaux" assigned a value but never read File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at Multiplier32Bits.vhd(218): object "CarryOut" assigned a value but never read File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 218
Info (12128): Elaborating entity "BoothDecoder" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD0" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 418
Info (12128): Elaborating entity "FullPartialProduct" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 436
Info (12128): Elaborating entity "SinglePartialProduct" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP0" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/FullPartialProduct.vhd Line: 57
Info (12128): Elaborating entity "CRAAdder30" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 457
Info (12128): Elaborating entity "CRAAdder26" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 460
Info (12128): Elaborating entity "CRAAdder22" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 463
Info (12128): Elaborating entity "CRAAdder18" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 466
Info (12128): Elaborating entity "CRAAdder14" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 469
Info (12128): Elaborating entity "CRAAdder10" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 472
Info (12128): Elaborating entity "CRAAdder6" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd Line: 475
Info (12128): Elaborating entity "BlockAnd" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|BlockAnd:OpAnd" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 468
Info (12128): Elaborating entity "BlockOr" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|BlockOr:OpOr" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 474
Info (12128): Elaborating entity "BlockXor" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|BlockXor:OpXor" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd Line: 480
Info (12128): Elaborating entity "MyMemory" for hierarchy "MyMemory:SummonMemory" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "MyMemory:SummonMemory|altsyncram:altsyncram_component" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "MyMemory:SummonMemory|altsyncram:altsyncram_component" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd Line: 61
Info (12133): Instantiated megafunction "MyMemory:SummonMemory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VHDL/MemoryData.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tk24.tdf
    Info (12023): Found entity 1: altsyncram_tk24 File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/db/altsyncram_tk24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tk24" for hierarchy "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PeriphericCircuit" for hierarchy "PeriphericCircuit:PeriphericControl" File: C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd Line: 76
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Fri Apr 01 17:57:13 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


