[2025-09-17 01:04:22] START suite=qualcomm_srv trace=srv416_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv416_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2615644 heartbeat IPC: 3.823 cumulative IPC: 3.823 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5060983 heartbeat IPC: 4.089 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5060983 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5060983 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14351146 heartbeat IPC: 1.076 cumulative IPC: 1.076 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23651467 heartbeat IPC: 1.075 cumulative IPC: 1.076 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32915491 heartbeat IPC: 1.079 cumulative IPC: 1.077 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 42279072 heartbeat IPC: 1.068 cumulative IPC: 1.075 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 51561419 heartbeat IPC: 1.077 cumulative IPC: 1.075 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 60866956 heartbeat IPC: 1.075 cumulative IPC: 1.075 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 70203115 heartbeat IPC: 1.071 cumulative IPC: 1.075 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 79522620 heartbeat IPC: 1.073 cumulative IPC: 1.074 (Simulation time: 00 hr 10 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv416_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 88949535 heartbeat IPC: 1.061 cumulative IPC: 1.073 (Simulation time: 00 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93357622 cumulative IPC: 1.071 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93357622 cumulative IPC: 1.071 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv416_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.071 instructions: 100000002 cycles: 93357622
CPU 0 Branch Prediction Accuracy: 90.87% MPKI: 16.04 Average ROB Occupancy at Mispredict: 25.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3822
BRANCH_INDIRECT: 0.4173
BRANCH_CONDITIONAL: 13.1
BRANCH_DIRECT_CALL: 0.9228
BRANCH_INDIRECT_CALL: 0.6041
BRANCH_RETURN: 0.6194


====Backend Stall Breakdown====
ROB_STALL: 99645
LQ_STALL: 0
SQ_STALL: 511423


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 80.31111
REPLAY_LOAD: 73.421875
NON_REPLAY_LOAD: 17.409836

== Total ==
ADDR_TRANS: 3614
REPLAY_LOAD: 4699
NON_REPLAY_LOAD: 91332

== Counts ==
ADDR_TRANS: 45
REPLAY_LOAD: 64
NON_REPLAY_LOAD: 5246

cpu0->cpu0_STLB TOTAL        ACCESS:    1861805 HIT:    1857488 MISS:       4317 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1861805 HIT:    1857488 MISS:       4317 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8285107 HIT:    6933649 MISS:    1351458 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6734371 HIT:    5585950 MISS:    1148421 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     556702 HIT:     389761 MISS:     166941 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     986242 HIT:     957353 MISS:      28889 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7792 HIT:        585 MISS:       7207 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14998508 HIT:    8066837 MISS:    6931671 MSHR_MERGE:    1623579
cpu0->cpu0_L1I LOAD         ACCESS:   14998508 HIT:    8066837 MISS:    6931671 MSHR_MERGE:    1623579
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30458197 HIT:   26988399 MISS:    3469798 MSHR_MERGE:    1479021
cpu0->cpu0_L1D LOAD         ACCESS:   17122774 HIT:   15321412 MISS:    1801362 MSHR_MERGE:     375083
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13326652 HIT:   11666098 MISS:    1660554 MSHR_MERGE:    1103848
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8771 HIT:        889 MISS:       7882 MSHR_MERGE:         90
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12437231 HIT:   10526536 MISS:    1910695 MSHR_MERGE:     960922
cpu0->cpu0_ITLB LOAD         ACCESS:   12437231 HIT:   10526536 MISS:    1910695 MSHR_MERGE:     960922
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.067 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28891307 HIT:   27670246 MISS:    1221061 MSHR_MERGE:     309028
cpu0->cpu0_DTLB LOAD         ACCESS:   28891307 HIT:   27670246 MISS:    1221061 MSHR_MERGE:     309028
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.928 cycles
cpu0->LLC TOTAL        ACCESS:    1582699 HIT:    1531886 MISS:      50813 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1148421 HIT:    1130218 MISS:      18203 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     166941 HIT:     138506 MISS:      28435 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     260130 HIT:     259861 MISS:        269 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7207 HIT:       3301 MISS:       3906 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3299
  ROW_BUFFER_MISS:      47241
  AVG DBUS CONGESTED CYCLE: 3.405
Channel 0 WQ ROW_BUFFER_HIT:        834
  ROW_BUFFER_MISS:      20137
  FULL:          0
Channel 0 REFRESHES ISSUED:       7780

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515068       415004        98420         2398
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          170          379          235
  STLB miss resolved @ L2C                0           59          134          218           68
  STLB miss resolved @ LLC                0          155          349         1696          636
  STLB miss resolved @ MEM                0            3          333         2287         2049

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163799        50215      1224711       179352          352
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           39          180           16
  STLB miss resolved @ L2C                0           90           52          114            3
  STLB miss resolved @ LLC                0           40          105          522           41
  STLB miss resolved @ MEM                0            0           55          257           43
[2025-09-17 01:17:18] END   suite=qualcomm_srv trace=srv416_ap (rc=0)
