
AVRASM ver. 2.2.7  C:\Users\GuCa\Desktop\Snake\Snake\main.asm Sat May 25 11:21:57 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Snake.asm
                                 ;
                                 ; Created: 2019-04-25 13:47:41
                                 ; Author : potat & co
                                 ;
                                 
                                 
                                 .DEF end = r16
                                 .DEF temp1 = r17
                                 .DEF temp2 = r18
                                 .DEF temp3 = r19
                                 .DEF temp4 = r20
                                 .DEF temp5 = r21
                                 .DEF loopcounter = r22
                                 .DEF food = r23
                                 .DEF length = r24
                                 .DEF direction = r25
                                 
                                 .DSEG
000100                           snakebody:		.BYTE 16
000110                           matrix:			.BYTE 8
                                 
                                 .CSEG
                                 .ORG 0x0000
000000 940c 0003                 jmp init
000002 0000                      nop
                                 
                                 init:
                                 	// Enable DDR registers
000003 ef0f                          ldi r16, 0b11111111
000004 b907                          out DDRC, r16
000005 ef0f                          ldi r16, 0b11111111
000006 b90a                          out DDRD, r16
000007 ef0f                          ldi r16, 0b11111111
000008 b904                          out DDRB, r16
                                 
                                 	// Pointers to matrix (snake)
000009 e0f1                      	ldi ZH, HIGH(snakebody)
00000a e0e0                      	ldi ZL, LOW(snakebody)
00000b e0d1                      	ldi YH, HIGH(matrix)
00000c e1c0                      	ldi YL, LOW(matrix)
                                 	
                                 	// Snake head
00000d e316                      	ldi temp1, 0b00110110				
00000e 8310                      	st Z, temp1
00000f e614                      	ldi temp1, 0b01100100
000010 8311                      	std Z+1, temp1
000011 e514                      	ldi temp1, 0b01010100
000012 8312                      	std Z+2, temp1	
000013 e414                      	ldi temp1, 0b01000100
000014 8313                      	std Z+3, temp1
                                 
                                 	// Matrix
000015 8218                      	st Y, r1
000016 8219                      	std Y+1, r1
000017 821a                      	std Y+2, r1
000018 821b                      	std Y+3, r1
000019 821c                      	std Y+4, r1
00001a 821d                      	std Y+5, r1
00001b 821e                      	std Y+6, r1
00001c 821f                      	std Y+7, r1
                                 
                                 	// Tools
00001d e084                      	ldi length, 4
00001e e060                      	ldi loopcounter, 0
                                 	
                                 	// Enable Joystick
00001f e600                      	ldi r16, 0b01100000
000020 9110 007c                 	lds temp1, ADMUX
000022 2b01                      	or r16, temp1
000023 9300 007c                 	sts ADMUX, r16
000025 e807                      	ldi r16, 0b10000111
000026 9110 007a                 	lds temp1, ADCSRA
000028 2b01                      	or r16, temp1
000029 9300 007a                 	sts ADCSRA, r16
                                 
                                 main:
00002b 940e 0031                 	call translatePositions		// Translates coordinates (Z) to matrix (Y)
00002d 0000                      	nop
00002e 940c 00c5                 	jmp drawMatrix				// Draws matrix. *Do this last*
000030 0000                      	nop
                                 translatePositions:				// Iterates through Z (positions) to translate into matrix
000031 1786                      	cp length, loopcounter
000032 f129                      	breq exit2
000033 0000                      	nop
000034 8110                      	ld temp1, Z					// Z = 0 first iteration
000035 2f21                      	mov temp2, temp1
000036 7f20                      	andi temp2, 0b11110000		// Mask out X-value (first 4 bits)
000037 9526                      	lsr temp2					// Shift 4 steps right to make compares easier
000038 9526                      	lsr temp2
000039 9526                      	lsr temp2
00003a 9526                      	lsr temp2
00003b 3020                      	cpi temp2, 0
00003c f0f1                      	breq X_0
00003d 0000                      	nop
00003e 3021                      	cpi temp2, 1
00003f f0f9                      	breq X_1
000040 0000                      	nop
000041 3022                      	cpi temp2, 2
000042 f101                      	breq X_2
000043 0000                      	nop
000044 3023                      	cpi temp2, 3
000045 f109                      	breq X_3
000046 0000                      	nop
000047 3024                      	cpi temp2, 4
000048 f111                      	breq X_4
000049 0000                      	nop
00004a 3025                      	cpi temp2, 5
00004b f119                      	breq X_5
00004c 0000                      	nop
00004d 3026                      	cpi temp2, 6
00004e f121                      	breq X_6
00004f 0000                      	nop
000050 3027                      	cpi temp2, 7
000051 f129                      	breq X_7
000052 0000                      	nop
                                 exit1:
000053 5f6f                      	subi loopcounter, -1	// increment i
000054 5fef                      	subi ZL, -1				// increase pointer (next position is to be read) 
000055 940c 0031                 	jmp translatePositions
000057 0000                      	nop
                                 exit2:
000058 e0e0                      	ldi ZL, LOW(snakebody)	// reset pointer before returning to main
000059 9508                      	ret
00005a 0000                      	nop
                                 X_0:
00005b e031                      	ldi temp3, 0b00000001
00005c 940c 007b                 	jmp calcYPos
00005e 0000                      	nop
                                 X_1:
00005f e032                      	ldi temp3, 0b00000010
000060 940c 007b                 	jmp calcYPos
000062 0000                      	nop	
                                 X_2:
000063 e034                      	ldi temp3, 0b00000100
000064 940c 007b                 	jmp calcYPos
000066 0000                      	nop
                                 X_3:
000067 e038                      	ldi temp3, 0b00001000
000068 940c 007b                 	jmp calcYPos
00006a 0000                      	nop
                                 X_4:
00006b e130                      	ldi temp3, 0b00010000
00006c 940c 007b                 	jmp calcYPos
00006e 0000                      	nop
                                 X_5:
00006f e230                      	ldi temp3, 0b00100000
000070 940c 007b                 	jmp calcYPos
000072 0000                      	nop
                                 X_6:
000073 e430                      	ldi temp3, 0b01000000
000074 940c 007b                 	jmp calcYPos
000076 0000                      	nop
                                 X_7:
000077 e830                      	ldi temp3, 0b10000000
000078 940c 007b                 	jmp calcYPos
00007a 0000                      	nop
                                 calcYPos:					// Calculate which Y position in matrix to draw to
00007b 2f41                      	mov temp4, temp1
00007c 704f                      	andi temp4, 0b00001111
00007d 3040                      	cpi temp4, 0
00007e f0b1                      	breq Y_0
00007f 0000                      	nop
000080 3041                      	cpi temp4, 1
000081 f0c9                      	breq Y_1
000082 0000                      	nop
000083 3042                      	cpi temp4, 2
000084 f0e1                      	breq Y_2
000085 0000                      	nop
000086 3043                      	cpi temp4, 3
000087 f0f9                      	breq Y_3
000088 0000                      	nop
000089 3044                      	cpi temp4, 4
00008a f111                      	breq Y_4
00008b 0000                      	nop
00008c 3045                      	cpi temp4, 5
00008d f129                      	breq Y_5
00008e 0000                      	nop
00008f 3046                      	cpi temp4, 6
000090 f141                      	breq Y_6
000091 0000                      	nop
000092 3047                      	cpi temp4, 7
000093 f159                      	breq Y_7
000094 0000                      	nop 
                                 Y_0:						// Save previous value of matrix row and insert new
000095 8148                      	ld temp4, Y
000096 2b34                      	or temp3, temp4
000097 8338                      	st Y, temp3
000098 940c 0053                 	jmp exit1
00009a 0000                      	nop
                                 Y_1:
00009b 8149                      	ldd temp4, Y+1
00009c 2b34                      	or temp3, temp4
00009d 8339                      	std Y+1, temp3
00009e 940c 0053                 	jmp exit1
0000a0 0000                      	nop
                                 Y_2:
0000a1 814a                      	ldd temp4, Y+2
0000a2 2b34                      	or temp3, temp4
0000a3 833a                      	std Y+2, temp3
0000a4 940c 0053                 	jmp exit1
0000a6 0000                      	nop
                                 Y_3:
0000a7 814b                      	ldd temp4, Y+3
0000a8 2b34                      	or temp3, temp4
0000a9 833b                      	std Y+3, temp3
0000aa 940c 0053                 	jmp exit1
0000ac 0000                      	nop
                                 Y_4:
0000ad 814c                      	ldd temp4, Y+4
0000ae 2b34                      	or temp3, temp4
0000af 833c                      	std Y+4, temp3
0000b0 940c 0053                 	jmp exit1
0000b2 0000                      	nop
                                 Y_5:
0000b3 814d                      	ldd temp4, Y+5
0000b4 2b34                      	or temp3, temp4
0000b5 833d                      	std Y+5, temp3
0000b6 940c 0053                 	jmp exit1
0000b8 0000                      	nop
                                 Y_6:
0000b9 814e                      	ldd temp4, Y+6
0000ba 2b34                      	or temp3, temp4
0000bb 833e                      	std Y+6, temp3
0000bc 940c 0053                 	jmp exit1
0000be 0000                      	nop
                                 Y_7:
0000bf 814f                      	ldd temp4, Y+7
0000c0 2b34                      	or temp3, temp4
0000c1 833f                      	std Y+7, temp3
0000c2 940c 0053                 	jmp exit1
0000c4 0000                      	nop
                                 drawMatrix:		// Begin drawing one row at a time. Load in value from matrix and make compares.
                                 				// Depending on value of row, the bits will translate correctly and be saved in register "end"
                                 				// Finally, each row outputs "end" to corresponding port
                                 calcrow_0:			
0000c5 8118                      	ld temp1, Y
0000c6 e000                      	ldi end, 0b00000000
0000c7 3810                      	cpi temp1, 0b10000000
0000c8 f028                      	brlo calc64_0
0000c9 0000                      	nop
0000ca e4a0                      	ldi r26, 0b01000000
0000cb 95a1                      	neg r26
0000cc 1b0a                      	sub end, r26
0000cd 5810                      	subi temp1, 0b10000000
                                 calc64_0:
0000ce 3410                      	cpi temp1, 0b01000000
0000cf f028                      	brlo calc32_0
0000d0 0000                      	nop
0000d1 e8a0                      	ldi r26, 0b10000000
0000d2 95a1                      	neg r26
0000d3 1b0a                      	sub end, r26
0000d4 5410                      	subi temp1, 0b01000000
                                 calc32_0:
0000d5 3210                      	cpi temp1, 0b00100000
0000d6 f028                      	brlo calc16_0
0000d7 0000                      	nop
0000d8 e0a1                      	ldi r26, 0b00000001
0000d9 95a1                      	neg r26
0000da 1b0a                      	sub end, r26
0000db 5210                      	subi temp1, 0b00100000
                                 calc16_0:
0000dc 3110                      	cpi temp1, 0b00010000
0000dd f028                      	brlo calc8_0
0000de 0000                      	nop
0000df e0a2                      	ldi r26, 0b00000010
0000e0 95a1                      	neg r26
0000e1 1b0a                      	sub end, r26
0000e2 5110                      	subi temp1, 0b00010000
                                 calc8_0:
0000e3 3018                      	cpi temp1, 0b00001000
0000e4 f028                      	brlo calc4_0
0000e5 0000                      	nop
0000e6 e0a4                      	ldi r26, 0b00000100
0000e7 95a1                      	neg r26
0000e8 1b0a                      	sub end, r26
0000e9 5018                      	subi temp1, 0b00001000
                                 calc4_0:
0000ea 3014                      	cpi temp1, 0b00000100
0000eb f028                      	brlo calc2_0
0000ec 0000                      	nop
0000ed e0a8                      	ldi r26, 0b00001000
0000ee 95a1                      	neg r26
0000ef 1b0a                      	sub end, r26
0000f0 5014                      	subi temp1, 0b00000100
                                 calc2_0:
0000f1 3012                      	cpi temp1, 0b00000010
0000f2 f028                      	brlo calc1_0
0000f3 0000                      	nop
0000f4 e1a0                      	ldi r26, 0b00010000
0000f5 95a1                      	neg r26
0000f6 1b0a                      	sub end, r26
0000f7 5012                      	subi temp1, 0b00000010
                                 calc1_0:
0000f8 3011                      	cpi temp1, 0b00000001
0000f9 f028                      	brlo outputrow_0
0000fa 0000                      	nop
0000fb e2a0                      	ldi r26, 0b00100000
0000fc 95a1                      	neg r26
0000fd 1b0a                      	sub end, r26
0000fe 5011                      	subi temp1, 0b00000001
                                 outputrow_0:
0000ff e011                      	ldi temp1, 0b00000001
000100 b918                      	out PORTC, temp1
000101 2f10                      	mov temp1, end
000102 7c10                      	ANDI temp1, 0b11000000
000103 b91b                      	out PORTD, temp1
000104 2f10                      	mov temp1, end
000105 731f                      	ANDI temp1, 0b00111111
000106 b915                      	out PORTB, temp1
000107 940e 0366                 	call delay1
000109 0000                      	nop
                                 calcrow_1:
00010a 8119                      	ldd temp1, Y+1
00010b e000                      	ldi end, 0b00000000
00010c 3810                      	cpi temp1, 0b10000000
00010d f028                      	brlo calc64_1
00010e 0000                      	nop
00010f e4a0                      	ldi r26, 0b01000000
000110 95a1                      	neg r26
000111 1b0a                      	sub end, r26
000112 5810                      	subi temp1, 0b10000000
                                 calc64_1:
000113 3410                      	cpi temp1, 0b01000000
000114 f028                      	brlo calc32_1
000115 0000                      	nop
000116 e8a0                      	ldi r26, 0b10000000
000117 95a1                      	neg r26
000118 1b0a                      	sub end, r26
000119 5410                      	subi temp1, 0b01000000
                                 calc32_1:
00011a 3210                      	cpi temp1, 0b00100000
00011b f028                      	brlo calc16_1
00011c 0000                      	nop
00011d e0a1                      	ldi r26, 0b00000001
00011e 95a1                      	neg r26
00011f 1b0a                      	sub end, r26
000120 5210                      	subi temp1, 0b00100000
                                 calc16_1:
000121 3110                      	cpi temp1, 0b00010000
000122 f028                      	brlo calc8_1
000123 0000                      	nop
000124 e0a2                      	ldi r26, 0b00000010
000125 95a1                      	neg r26
000126 1b0a                      	sub end, r26
000127 5110                      	subi temp1, 0b00010000
                                 calc8_1:
000128 3018                      	cpi temp1, 0b00001000
000129 f028                      	brlo calc4_1
00012a 0000                      	nop
00012b e0a4                      	ldi r26, 0b00000100
00012c 95a1                      	neg r26
00012d 1b0a                      	sub end, r26
00012e 5018                      	subi temp1, 0b00001000
                                 calc4_1:
00012f 3014                      	cpi temp1, 0b00000100
000130 f028                      	brlo calc2_1
000131 0000                      	nop
000132 e0a8                      	ldi r26, 0b00001000
000133 95a1                      	neg r26
000134 1b0a                      	sub end, r26
000135 5014                      	subi temp1, 0b00000100
                                 calc2_1:
000136 3012                      	cpi temp1, 0b00000010
000137 f028                      	brlo calc1_1
000138 0000                      	nop
000139 e1a0                      	ldi r26, 0b00010000
00013a 95a1                      	neg r26
00013b 1b0a                      	sub end, r26
00013c 5012                      	subi temp1, 0b00000010
                                 calc1_1:
00013d 3011                      	cpi temp1, 0b00000001
00013e f028                      	brlo outputrow_1
00013f 0000                      	nop
000140 e2a0                      	ldi r26, 0b00100000
000141 95a1                      	neg r26
000142 1b0a                      	sub end, r26
000143 5011                      	subi temp1, 0b00000001
                                 outputrow_1:
000144 e012                      	ldi temp1, 0b00000010
000145 b918                      	out PORTC, temp1
000146 2f10                      	mov temp1, end
000147 7c10                      	ANDI temp1, 0b11000000
000148 b91b                      	out PORTD, temp1
000149 2f10                      	mov temp1, end
00014a 731f                      	ANDI temp1, 0b00111111
00014b b915                      	out PORTB, temp1
00014c 940e 0366                 	call delay1
00014e 0000                      	nop
                                 calcrow_2:
00014f 811a                      	ldd temp1, Y+2
000150 e000                      	ldi end, 0b00000000
000151 3810                      	cpi temp1, 0b10000000
000152 f028                      	brlo calc64_2
000153 0000                      	nop
000154 e4a0                      	ldi r26, 0b01000000
000155 95a1                      	neg r26
000156 1b0a                      	sub end, r26
000157 5810                      	subi temp1, 0b10000000
                                 calc64_2:
000158 3410                      	cpi temp1, 0b01000000
000159 f028                      	brlo calc32_2
00015a 0000                      	nop
00015b e8a0                      	ldi r26, 0b10000000
00015c 95a1                      	neg r26
00015d 1b0a                      	sub end, r26
00015e 5410                      	subi temp1, 0b01000000
                                 calc32_2:
00015f 3210                      	cpi temp1, 0b00100000
000160 f028                      	brlo calc16_2
000161 0000                      	nop
000162 e0a1                      	ldi r26, 0b00000001
000163 95a1                      	neg r26
000164 1b0a                      	sub end, r26
000165 5210                      	subi temp1, 0b00100000
                                 calc16_2:
000166 3110                      	cpi temp1, 0b00010000
000167 f028                      	brlo calc8_2
000168 0000                      	nop
000169 e0a2                      	ldi r26, 0b00000010
00016a 95a1                      	neg r26
00016b 1b0a                      	sub end, r26
00016c 5110                      	subi temp1, 0b00010000
                                 calc8_2:
00016d 3018                      	cpi temp1, 0b00001000
00016e f028                      	brlo calc4_2
00016f 0000                      	nop
000170 e0a4                      	ldi r26, 0b00000100
000171 95a1                      	neg r26
000172 1b0a                      	sub end, r26
000173 5018                      	subi temp1, 0b00001000
                                 calc4_2:
000174 3014                      	cpi temp1, 0b00000100
000175 f028                      	brlo calc2_2
000176 0000                      	nop
000177 e0a8                      	ldi r26, 0b00001000
000178 95a1                      	neg r26
000179 1b0a                      	sub end, r26
00017a 5014                      	subi temp1, 0b00000100
                                 calc2_2:
00017b 3012                      	cpi temp1, 0b00000010
00017c f028                      	brlo calc1_2
00017d 0000                      	nop
00017e e1a0                      	ldi r26, 0b00010000
00017f 95a1                      	neg r26
000180 1b0a                      	sub end, r26
000181 5012                      	subi temp1, 0b00000010
                                 calc1_2:
000182 3011                      	cpi temp1, 0b00000001
000183 f028                      	brlo outputrow_2
000184 0000                      	nop
000185 e2a0                      	ldi r26, 0b00100000
000186 95a1                      	neg r26
000187 1b0a                      	sub end, r26
000188 5011                      	subi temp1, 0b00000001
                                 outputrow_2:
000189 e014                      	ldi temp1, 0b00000100
00018a b918                      	out PORTC, temp1
00018b 2f10                      	mov temp1, end
00018c 7c10                      	ANDI temp1, 0b11000000
00018d b91b                      	out PORTD, temp1
00018e 2f10                      	mov temp1, end
00018f 731f                      	ANDI temp1, 0b00111111
000190 b915                      	out PORTB, temp1
000191 940e 0366                 	call delay1
000193 0000                      	nop
                                 calcrow_3:
000194 811b                      	ldd temp1, Y+3
000195 e000                      	ldi end, 0b00000000
000196 3810                      	cpi temp1, 0b10000000
000197 f028                      	brlo calc64_3
000198 0000                      	nop
000199 e4a0                      	ldi r26, 0b01000000
00019a 95a1                      	neg r26
00019b 1b0a                      	sub end, r26
00019c 5810                      	subi temp1, 0b10000000
                                 calc64_3:
00019d 3410                      	cpi temp1, 0b01000000
00019e f028                      	brlo calc32_3
00019f 0000                      	nop
0001a0 e8a0                      	ldi r26, 0b10000000
0001a1 95a1                      	neg r26
0001a2 1b0a                      	sub end, r26
0001a3 5410                      	subi temp1, 0b01000000
                                 calc32_3:
0001a4 3210                      	cpi temp1, 0b00100000
0001a5 f028                      	brlo calc16_3
0001a6 0000                      	nop
0001a7 e0a1                      	ldi r26, 0b00000001
0001a8 95a1                      	neg r26
0001a9 1b0a                      	sub end, r26
0001aa 5210                      	subi temp1, 0b00100000
                                 calc16_3:
0001ab 3110                      	cpi temp1, 0b00010000
0001ac f028                      	brlo calc8_3
0001ad 0000                      	nop
0001ae e0a2                      	ldi r26, 0b00000010
0001af 95a1                      	neg r26
0001b0 1b0a                      	sub end, r26
0001b1 5110                      	subi temp1, 0b00010000
                                 calc8_3:
0001b2 3018                      	cpi temp1, 0b00001000
0001b3 f028                      	brlo calc4_3
0001b4 0000                      	nop
0001b5 e0a4                      	ldi r26, 0b00000100
0001b6 95a1                      	neg r26
0001b7 1b0a                      	sub end, r26
0001b8 5018                      	subi temp1, 0b00001000
                                 calc4_3:
0001b9 3014                      	cpi temp1, 0b00000100
0001ba f028                      	brlo calc2_3
0001bb 0000                      	nop
0001bc e0a8                      	ldi r26, 0b00001000
0001bd 95a1                      	neg r26
0001be 1b0a                      	sub end, r26
0001bf 5014                      	subi temp1, 0b00000100
                                 calc2_3:
0001c0 3012                      	cpi temp1, 0b00000010
0001c1 f028                      	brlo calc1_3
0001c2 0000                      	nop
0001c3 e1a0                      	ldi r26, 0b00010000
0001c4 95a1                      	neg r26
0001c5 1b0a                      	sub end, r26
0001c6 5012                      	subi temp1, 0b00000010
                                 calc1_3:
0001c7 3011                      	cpi temp1, 0b00000001
0001c8 f028                      	brlo outputrow_3
0001c9 0000                      	nop
0001ca e2a0                      	ldi r26, 0b00100000
0001cb 95a1                      	neg r26
0001cc 1b0a                      	sub end, r26
0001cd 5011                      	subi temp1, 0b00000001
                                 outputrow_3:
0001ce e018                      	ldi temp1, 0b00001000
0001cf b918                      	out PORTC, temp1
0001d0 2f10                      	mov temp1, end
0001d1 7c10                      	ANDI temp1, 0b11000000
0001d2 b91b                      	out PORTD, temp1
0001d3 2f10                      	mov temp1, end
0001d4 731f                      	ANDI temp1, 0b00111111
0001d5 b915                      	out PORTB, temp1
0001d6 940e 0366                 	call delay1
0001d8 0000                      	nop
                                 calcrow_4:
0001d9 811c                      	ldd temp1, Y+4
0001da e000                      	ldi end, 0b00000000
0001db 3810                      	cpi temp1, 0b10000000
0001dc f028                      	brlo calc64_4
0001dd 0000                      	nop
0001de e4a0                      	ldi r26, 0b01000000
0001df 95a1                      	neg r26
0001e0 1b0a                      	sub end, r26
0001e1 5810                      	subi temp1, 0b10000000
                                 calc64_4:
0001e2 3410                      	cpi temp1, 0b01000000
0001e3 f028                      	brlo calc32_4
0001e4 0000                      	nop
0001e5 e8a0                      	ldi r26, 0b10000000
0001e6 95a1                      	neg r26
0001e7 1b0a                      	sub end, r26
0001e8 5410                      	subi temp1, 0b01000000
                                 calc32_4:
0001e9 3210                      	cpi temp1, 0b00100000
0001ea f028                      	brlo calc16_4
0001eb 0000                      	nop
0001ec e0a1                      	ldi r26, 0b00000001
0001ed 95a1                      	neg r26
0001ee 1b0a                      	sub end, r26
0001ef 5210                      	subi temp1, 0b00100000
                                 calc16_4:
0001f0 3110                      	cpi temp1, 0b00010000
0001f1 f028                      	brlo calc8_4
0001f2 0000                      	nop
0001f3 e0a2                      	ldi r26, 0b00000010
0001f4 95a1                      	neg r26
0001f5 1b0a                      	sub end, r26
0001f6 5110                      	subi temp1, 0b00010000
                                 calc8_4:
0001f7 3018                      	cpi temp1, 0b00001000
0001f8 f028                      	brlo calc4_4
0001f9 0000                      	nop
0001fa e0a4                      	ldi r26, 0b00000100
0001fb 95a1                      	neg r26
0001fc 1b0a                      	sub end, r26
0001fd 5018                      	subi temp1, 0b00001000
                                 calc4_4:
0001fe 3014                      	cpi temp1, 0b00000100
0001ff f028                      	brlo calc2_4
000200 0000                      	nop
000201 e0a8                      	ldi r26, 0b00001000
000202 95a1                      	neg r26
000203 1b0a                      	sub end, r26
000204 5014                      	subi temp1, 0b00000100
                                 calc2_4:
000205 3012                      	cpi temp1, 0b00000010
000206 f028                      	brlo calc1_4
000207 0000                      	nop
000208 e1a0                      	ldi r26, 0b00010000
000209 95a1                      	neg r26
00020a 1b0a                      	sub end, r26
00020b 5012                      	subi temp1, 0b00000010
                                 calc1_4:
00020c 3011                      	cpi temp1, 0b00000001
00020d f028                      	brlo outputrow_4
00020e 0000                      	nop
00020f e2a0                      	ldi r26, 0b00100000
000210 95a1                      	neg r26
000211 1b0a                      	sub end, r26
000212 5011                      	subi temp1, 0b00000001
                                 outputrow_4:
000213 b818                      	out PORTC, r1
000214 2f10                      	mov temp1, end
000215 7c10                      	ANDI temp1, 0b11000000
000216 6014                      	ORI temp1, 0b00000100
000217 b91b                      	out PORTD, temp1
000218 2f10                      	mov temp1, end
000219 731f                      	ANDI temp1, 0b00111111
00021a b915                      	out PORTB, temp1
00021b 940e 0366                 	call delay1
00021d 0000                      	nop
                                 calcrow_5:
00021e 811d                      	ldd temp1, Y+5
00021f e000                      	ldi end, 0b00000000
000220 3810                      	cpi temp1, 0b10000000
000221 f028                      	brlo calc64_5
000222 0000                      	nop
000223 e4a0                      	ldi r26, 0b01000000
000224 95a1                      	neg r26
000225 1b0a                      	sub end, r26
000226 5810                      	subi temp1, 0b10000000
                                 calc64_5:
000227 3410                      	cpi temp1, 0b01000000
000228 f028                      	brlo calc32_5
000229 0000                      	nop
00022a e8a0                      	ldi r26, 0b10000000
00022b 95a1                      	neg r26
00022c 1b0a                      	sub end, r26
00022d 5410                      	subi temp1, 0b01000000
                                 calc32_5:
00022e 3210                      	cpi temp1, 0b00100000
00022f f028                      	brlo calc16_5
000230 0000                      	nop
000231 e0a1                      	ldi r26, 0b00000001
000232 95a1                      	neg r26
000233 1b0a                      	sub end, r26
000234 5210                      	subi temp1, 0b00100000
                                 calc16_5:
000235 3110                      	cpi temp1, 0b00010000
000236 f028                      	brlo calc8_5
000237 0000                      	nop
000238 e0a2                      	ldi r26, 0b00000010
000239 95a1                      	neg r26
00023a 1b0a                      	sub end, r26
00023b 5110                      	subi temp1, 0b00010000
                                 calc8_5:
00023c 3018                      	cpi temp1, 0b00001000
00023d f028                      	brlo calc4_5
00023e 0000                      	nop
00023f e0a4                      	ldi r26, 0b00000100
000240 95a1                      	neg r26
000241 1b0a                      	sub end, r26
000242 5018                      	subi temp1, 0b00001000
                                 calc4_5:
000243 3014                      	cpi temp1, 0b00000100
000244 f028                      	brlo calc2_5
000245 0000                      	nop
000246 e0a8                      	ldi r26, 0b00001000
000247 95a1                      	neg r26
000248 1b0a                      	sub end, r26
000249 5014                      	subi temp1, 0b00000100
                                 calc2_5:
00024a 3012                      	cpi temp1, 0b00000010
00024b f028                      	brlo calc1_5
00024c 0000                      	nop
00024d e1a0                      	ldi r26, 0b00010000
00024e 95a1                      	neg r26
00024f 1b0a                      	sub end, r26
000250 5012                      	subi temp1, 0b00000010
                                 calc1_5:
000251 3011                      	cpi temp1, 0b00000001
000252 f028                      	brlo outputrow_5
000253 0000                      	nop
000254 e2a0                      	ldi r26, 0b00100000
000255 95a1                      	neg r26
000256 1b0a                      	sub end, r26
000257 5011                      	subi temp1, 0b00000001
                                 outputrow_5:
000258 2f10                      	mov temp1, end
000259 7c10                      	ANDI temp1, 0b11000000
00025a 6018                      	ORI temp1, 0b00001000
00025b b91b                      	out PORTD, temp1
00025c 2f10                      	mov temp1, end
00025d 731f                      	ANDI temp1, 0b00111111
00025e b915                      	out PORTB, temp1
00025f 940e 0366                 	call delay1
000261 0000                      	nop
                                 calcrow_6:
000262 811e                      	ldd temp1, Y+6
000263 e000                      	ldi end, 0b00000000
000264 3810                      	cpi temp1, 0b10000000
000265 f028                      	brlo calc64_6
000266 0000                      	nop
000267 e4a0                      	ldi r26, 0b01000000
000268 95a1                      	neg r26
000269 1b0a                      	sub end, r26
00026a 5810                      	subi temp1, 0b10000000
                                 calc64_6:
00026b 3410                      	cpi temp1, 0b01000000
00026c f028                      	brlo calc32_6
00026d 0000                      	nop
00026e e8a0                      	ldi r26, 0b10000000
00026f 95a1                      	neg r26
000270 1b0a                      	sub end, r26
000271 5410                      	subi temp1, 0b01000000
                                 calc32_6:
000272 3210                      	cpi temp1, 0b00100000
000273 f028                      	brlo calc16_6
000274 0000                      	nop
000275 e0a1                      	ldi r26, 0b00000001
000276 95a1                      	neg r26
000277 1b0a                      	sub end, r26
000278 5210                      	subi temp1, 0b00100000
                                 calc16_6:
000279 3110                      	cpi temp1, 0b00010000
00027a f028                      	brlo calc8_6
00027b 0000                      	nop
00027c e0a2                      	ldi r26, 0b00000010
00027d 95a1                      	neg r26
00027e 1b0a                      	sub end, r26
00027f 5110                      	subi temp1, 0b00010000
                                 calc8_6:
000280 3018                      	cpi temp1, 0b00001000
000281 f028                      	brlo calc4_6
000282 0000                      	nop
000283 e0a4                      	ldi r26, 0b00000100
000284 95a1                      	neg r26
000285 1b0a                      	sub end, r26
000286 5018                      	subi temp1, 0b00001000
                                 calc4_6:
000287 3014                      	cpi temp1, 0b00000100
000288 f028                      	brlo calc2_6
000289 0000                      	nop
00028a e0a8                      	ldi r26, 0b00001000
00028b 95a1                      	neg r26
00028c 1b0a                      	sub end, r26
00028d 5014                      	subi temp1, 0b00000100
                                 calc2_6:
00028e 3012                      	cpi temp1, 0b00000010
00028f f028                      	brlo calc1_6
000290 0000                      	nop
000291 e1a0                      	ldi r26, 0b00010000
000292 95a1                      	neg r26
000293 1b0a                      	sub end, r26
000294 5012                      	subi temp1, 0b00000010
                                 calc1_6:
000295 3011                      	cpi temp1, 0b00000001
000296 f028                      	brlo outputrow_6
000297 0000                      	nop
000298 e2a0                      	ldi r26, 0b00100000
000299 95a1                      	neg r26
00029a 1b0a                      	sub end, r26
00029b 5011                      	subi temp1, 0b00000001
                                 outputrow_6:
00029c 2f10                      	mov temp1, end
00029d 7c10                      	ANDI temp1, 0b11000000
00029e 6110                      	ORI temp1, 0b00010000
00029f b91b                      	out PORTD, temp1
0002a0 2f10                      	mov temp1, end
0002a1 731f                      	ANDI temp1, 0b00111111
0002a2 b915                      	out PORTB, temp1
0002a3 940e 0366                 	call delay1
0002a5 0000                      	nop
                                 calcrow_7:
0002a6 811f                      	ldd temp1, Y+7
0002a7 e000                      	ldi end, 0b00000000
0002a8 3810                      	cpi temp1, 0b10000000
0002a9 f028                      	brlo calc64_7
0002aa 0000                      	nop
0002ab e4a0                      	ldi r26, 0b01000000
0002ac 95a1                      	neg r26
0002ad 1b0a                      	sub end, r26
0002ae 5810                      	subi temp1, 0b10000000
                                 calc64_7:
0002af 3410                      	cpi temp1, 0b01000000
0002b0 f028                      	brlo calc32_7
0002b1 0000                      	nop
0002b2 e8a0                      	ldi r26, 0b10000000
0002b3 95a1                      	neg r26
0002b4 1b0a                      	sub end, r26
0002b5 5410                      	subi temp1, 0b01000000
                                 calc32_7:
0002b6 3210                      	cpi temp1, 0b00100000
0002b7 f028                      	brlo calc16_7
0002b8 0000                      	nop
0002b9 e0a1                      	ldi r26, 0b00000001
0002ba 95a1                      	neg r26
0002bb 1b0a                      	sub end, r26
0002bc 5210                      	subi temp1, 0b00100000
                                 calc16_7:
0002bd 3110                      	cpi temp1, 0b00010000
0002be f028                      	brlo calc8_7
0002bf 0000                      	nop
0002c0 e0a2                      	ldi r26, 0b00000010
0002c1 95a1                      	neg r26
0002c2 1b0a                      	sub end, r26
0002c3 5110                      	subi temp1, 0b00010000
                                 calc8_7:
0002c4 3018                      	cpi temp1, 0b00001000
0002c5 f028                      	brlo calc4_7
0002c6 0000                      	nop
0002c7 e0a4                      	ldi r26, 0b00000100
0002c8 95a1                      	neg r26
0002c9 1b0a                      	sub end, r26
0002ca 5018                      	subi temp1, 0b00001000
                                 calc4_7:
0002cb 3014                      	cpi temp1, 0b00000100
0002cc f028                      	brlo calc2_7
0002cd 0000                      	nop
0002ce e0a8                      	ldi r26, 0b00001000
0002cf 95a1                      	neg r26
0002d0 1b0a                      	sub end, r26
0002d1 5014                      	subi temp1, 0b00000100
                                 calc2_7:
0002d2 3012                      	cpi temp1, 0b00000010
0002d3 f028                      	brlo calc1_7
0002d4 0000                      	nop
0002d5 e1a0                      	ldi r26, 0b00010000
0002d6 95a1                      	neg r26
0002d7 1b0a                      	sub end, r26
0002d8 5012                      	subi temp1, 0b00000010
                                 calc1_7:
0002d9 3011                      	cpi temp1, 0b00000001
0002da f028                      	brlo outputrow_7
0002db 0000                      	nop
0002dc e2a0                      	ldi r26, 0b00100000
0002dd 95a1                      	neg r26
0002de 1b0a                      	sub end, r26
0002df 5011                      	subi temp1, 0b00000001
                                 outputrow_7:
0002e0 2f10                      	mov temp1, end
0002e1 7c10                      	ANDI temp1, 0b11000000
0002e2 6210                      	ORI temp1, 0b00100000
0002e3 b91b                      	out PORTD, temp1
0002e4 2f10                      	mov temp1, end
0002e5 731f                      	ANDI temp1, 0b00111111
0002e6 b915                      	out PORTB, temp1
0002e7 940e 0366                 	call delay1
0002e9 0000                      	nop
0002ea 940c 02ed                 	jmp joyinputX
0002ec 0000                      	nop
                                 	;Draw matrix ends
                                 
                                 joyinputX:				//Listen to joystick (X-axis)
0002ed 9120 007c                 	lds temp2, ADMUX
0002ef e035                      	ldi temp3, 0b00000101
0002f0 2b23                      	or temp2, temp3
0002f1 9320 007c                 	sts ADMUX, temp2
0002f3 9120 007a                 	lds temp2, ADCSRA
0002f5 6420                      	ori	temp2, 0b01000000
0002f6 9320 007a                 	sts ADCSRA, temp2
                                 wait1:					//Wait until "read" is finished
0002f8 9120 007a                 	lds temp2, ADCSRA
0002fa fd26                      	sbrc temp2, ADSC	//Check 6th bit if 0 (read finished)
0002fb 940c 02f8                 	jmp wait1
0002fd 9130 0079                 	lds temp3, ADCH
                                 	
0002ff 833b                      	std Y+3, temp3 //tmp
                                 
000300 3332                      	cpi temp3, 50		//Compare input and branch accordingly
000301 f55c                      	brge west
000302 0000                      	nop
                                 	// ndrade till signed 
                                 	
000303 3031                      	cpi temp3, 1
000304 f164                      	brlt east
000305 0000                      	nop
                                 	; Felskning
                                 
                                 
                                 	//cpi temp3, 50
                                 	//brsh
                                 	//brlo east
                                 
                                 joyinputY:				//Listen to joystick (Y-axis)
000306 9120 007c                 	lds temp2, ADMUX
000308 ef3e                      	ldi temp3, 0b11111110
000309 2323                      	and temp2, temp3
00030a e034                      	ldi temp3, 0b00000100
00030b 2b23                      	or temp2, temp3
00030c 9320 007c                 	sts ADMUX, temp2
00030e 9120 007a                 	lds temp2, ADCSRA
000310 6420                      	ori	temp2, 0b01000000
000311 9320 007a                 	sts ADCSRA, temp2
                                 wait2:					//Same as wait1 but with up/down motion
000313 9120 007a                 	lds temp2, ADCSRA
000315 fd26                      	sbrc temp2, ADSC
000316 940c 0313                 	jmp wait2
000318 0000                      	nop
000319 9130 0079                 	lds temp3, ADCH
                                 
00031b 833a                      	std Y+2, temp3 //tmp
                                 
                                 
00031c 3332                      	cpi temp3, 50
00031d f43c                      	brge north
00031e 0000                      	nop
00031f 3031                      	cpi temp3, 1
000320 f044                      	brlt south 
000321 0000                      	nop
                                 	; ndrade till signed (brlt och brge istllet fr brsh brlo
                                 
000322 940c 002b                 	jmp main
000324 0000                      	nop
                                 
                                 north:					//Changes value of "direction" register, then 
000325 e098                      	ldi direction, 0b00001000
000326 940c 0335                 	jmp calcDirection // nytt
000328 0000                      	nop
                                 	//jmp calcHeadPosition
                                 south:
000329 e094                      	ldi direction, 0b00000100
00032a 940c 0335                 	jmp calcDirection // nytt
00032c 0000                      	nop
                                 	//jmp calcHeadPosition
                                 west:
00032d e092                      	ldi direction, 0b00000010
00032e 940c 0335                 	jmp calcDirection // nytt
000330 0000                      	nop
                                 //	jmp calcHeadPosition
                                 east:
000331 e091                      	ldi direction, 0b00000001
000332 940c 0335                 	jmp calcDirection // nytt
000334 0000                      	nop
                                 //	jmp calcHeadPosition
                                 
                                 /* Eftersom vi inte lngre behver kolla vilken rad som innehller vrden behvs inte detta
                                 calcHeadPosition:
                                 	ld temp2, Y
                                 	cp temp2, r1		// If row value is greater than 0, move depending on direction
                                 	brne calcDirection
                                     subi YL, -1 	// Increment, run again if no hit
                                 	jmp calcHeadPosition
                                 	*/
                                 calcDirection:		// Checks value of "direction" and moves snake's head accordingly
                                 					; Note to self: spara ner gamla positionen innan den skrivs ver s nsta "kroppsdel" kan rva?
                                 					; Behver frmodligen en rknare/pekare s vi inte kommer utanfr kanterna
000335 8398                      	st Y, direction
                                 
000336 fd90                      	sbrc direction, 0
000337 940e 0345                 	call moveWest
000339 fd91                      	sbrc direction, 1
00033a 940e 034f                 	call moveEast
00033c fd92                      	sbrc direction, 2
00033d 940e 035a                 	call moveSouth
00033f fd93                      	sbrc direction, 3
000340 940e 0358                 	call moveNorth
000342 940c 002b                 	jmp main
000344 0000                      	nop
                                 moveWest:
                                 	// Vnster: maska ut X-bitarna, skifta antingen 4 steg vnster och ta bort ett, eller ta bort 16
                                 	// Reset pointer?
000345 8110                      	ld temp1, Z
000346 7f10                      	andi temp1, 0b11110000
000347 9516                      	lsr temp1
000348 9516                      	lsr temp1
000349 9516                      	lsr temp1
00034a 9516                      	lsr temp1
00034b 5011                      	subi temp1, 1
00034c 8310                      	st Z, temp1
00034d 9508                      	ret
00034e 0000                      	nop
                                 moveEast:
00034f 8110                      	ld temp1, Z
000350 7f10                      	andi temp1, 0b11110000
000351 9516                      	lsr temp1
000352 9516                      	lsr temp1
000353 9516                      	lsr temp1
000354 9516                      	lsr temp1
000355 5f1f                      	subi temp1, -1
000356 9508                      	ret
000357 0000                      	nop
                                 moveNorth:
000358 9508                      	ret
000359 0000                      	nop
                                 moveSouth:
00035a 9508                      	ret	
00035b 0000                      	nop
                                 resetMatrix:	;Troubleshooting, Reset matrix
00035c 8218                      	st Y, r1
00035d 8219                          std Y+1, r1
00035e 821a                          std Y+2, r1
00035f 821b                          std Y+3, r1
000360 821c                          std Y+4, r1
000361 821d                          std Y+5, r1
000362 821e                          std Y+6, r1
000363 821f                          std Y+7, r1
000364 9508                      	ret
000365 0000                      	nop
                                 delay1:			;Delay called after each output
000366 e03d                          ldi  temp3, 13
000367 ef4c                          ldi  temp4, 252
000368 954a                      L1: dec  temp4
000369 f7f1                          brne L1
00036a 953a                          dec  temp3
00036b f7e1                          brne L1
00036c 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :  43 z  :   8 r0 :   0 r1 :  17 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 100 r17: 226 r18:  31 r19:  40 r20:  28 
r21:   0 r22:   3 r23:   0 r24:   2 r25:   9 r26: 192 r27:   0 r28:   1 
r29:   1 r30:   3 r31:   1 
Registers used: 16 out of 35 (45.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   1 
andi  :  20 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  17 brge  :   2 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  64 brlt  :   2 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  13 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  84 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  28 
ld    :   5 ldd   :  14 ldi   : 109 lds   :  10 lpm   :   0 lsl   :   0 
lsr   :  12 mov   :  18 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :  64 nop   : 128 or    :  12 ori   :   6 out   :  24 pop   :   0 
push  :   0 rcall :   0 ret   :   7 reti  :   0 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   6 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   6 std   :  26 sts   :   6 
sub   :  64 subi  :  68 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006dc   1756      0   1756   32768   5.4%
[.dseg] 0x000100 0x000118      0     24     24    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
