 
****************************************
Report : qor
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:41:04 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             19.000
  Critical Path Length:         1.920
  Critical Path Slack:          0.008
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9006
  Buf/Inv Cell Count:             866
  CT Buf/Inv Cell Count:           18
  Combinational Cell Count:      7108
  Sequential Cell Count:         1898
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       19022.933
  Noncombinational Area:    12550.648
  Buf/Inv Area:              2193.517
  Macro/Black Box Area:         0.000
  Net Area:                 10988.726
  Net XLength        :     119528.539
  Net YLength        :     153600.438
  -----------------------------------
  Cell Area:                31573.580
  Design Area:              42562.307
  Net Length        :      273128.969


  Design Rules
  -----------------------------------
  Total Number of Nets:          9512
  Nets With Violations:            73
  Max Trans Violations:             8
  Max Cap Violations:              73
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   4.705
  Logic Optimization:                20.919
  Mapping Optimization:              40.460
  -----------------------------------------
  Overall Compile Time:             124.753
  Overall Compile Wall Clock Time:  130.270

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
