
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078c4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  080079d8  080079d8  000089d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dc4  08007dc4  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007dc4  08007dc4  00008dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dcc  08007dcc  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dcc  08007dcc  00008dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dd0  08007dd0  00008dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007dd4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001d4  08007fa8  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08007fa8  000093bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .comment      0000004c  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024b22  00000000  00000000  00009249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008012  00000000  00000000  0002dd6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001030  00000000  00000000  00035d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b07  00000000  00000000  00036db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000186a6  00000000  00000000  000378b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013298  00000000  00000000  0004ff5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ad56  00000000  00000000  000631f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003650  00000000  00000000  000edf4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000179  00000000  00000000  000f159c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000856e  00000000  00000000  000f1715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <deregister_tm_clones>:
 8000110:	4803      	ldr	r0, [pc, #12]	@ (8000120 <deregister_tm_clones+0x10>)
 8000112:	4b04      	ldr	r3, [pc, #16]	@ (8000124 <deregister_tm_clones+0x14>)
 8000114:	4283      	cmp	r3, r0
 8000116:	d002      	beq.n	800011e <deregister_tm_clones+0xe>
 8000118:	4b03      	ldr	r3, [pc, #12]	@ (8000128 <deregister_tm_clones+0x18>)
 800011a:	b103      	cbz	r3, 800011e <deregister_tm_clones+0xe>
 800011c:	4718      	bx	r3
 800011e:	4770      	bx	lr
 8000120:	200001d4 	.word	0x200001d4
 8000124:	200001d4 	.word	0x200001d4
 8000128:	00000000 	.word	0x00000000

0800012c <register_tm_clones>:
 800012c:	4805      	ldr	r0, [pc, #20]	@ (8000144 <register_tm_clones+0x18>)
 800012e:	4b06      	ldr	r3, [pc, #24]	@ (8000148 <register_tm_clones+0x1c>)
 8000130:	1a1b      	subs	r3, r3, r0
 8000132:	0fd9      	lsrs	r1, r3, #31
 8000134:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000138:	1049      	asrs	r1, r1, #1
 800013a:	d002      	beq.n	8000142 <register_tm_clones+0x16>
 800013c:	4b03      	ldr	r3, [pc, #12]	@ (800014c <register_tm_clones+0x20>)
 800013e:	b103      	cbz	r3, 8000142 <register_tm_clones+0x16>
 8000140:	4718      	bx	r3
 8000142:	4770      	bx	lr
 8000144:	200001d4 	.word	0x200001d4
 8000148:	200001d4 	.word	0x200001d4
 800014c:	00000000 	.word	0x00000000

08000150 <__do_global_dtors_aux>:
 8000150:	b510      	push	{r4, lr}
 8000152:	4c06      	ldr	r4, [pc, #24]	@ (800016c <__do_global_dtors_aux+0x1c>)
 8000154:	7823      	ldrb	r3, [r4, #0]
 8000156:	b943      	cbnz	r3, 800016a <__do_global_dtors_aux+0x1a>
 8000158:	f7ff ffda 	bl	8000110 <deregister_tm_clones>
 800015c:	4b04      	ldr	r3, [pc, #16]	@ (8000170 <__do_global_dtors_aux+0x20>)
 800015e:	b113      	cbz	r3, 8000166 <__do_global_dtors_aux+0x16>
 8000160:	4804      	ldr	r0, [pc, #16]	@ (8000174 <__do_global_dtors_aux+0x24>)
 8000162:	f3af 8000 	nop.w
 8000166:	2301      	movs	r3, #1
 8000168:	7023      	strb	r3, [r4, #0]
 800016a:	bd10      	pop	{r4, pc}
 800016c:	200001d4 	.word	0x200001d4
 8000170:	00000000 	.word	0x00000000
 8000174:	080079bc 	.word	0x080079bc

08000178 <frame_dummy>:
 8000178:	b508      	push	{r3, lr}
 800017a:	4b04      	ldr	r3, [pc, #16]	@ (800018c <frame_dummy+0x14>)
 800017c:	b11b      	cbz	r3, 8000186 <frame_dummy+0xe>
 800017e:	4904      	ldr	r1, [pc, #16]	@ (8000190 <frame_dummy+0x18>)
 8000180:	4804      	ldr	r0, [pc, #16]	@ (8000194 <frame_dummy+0x1c>)
 8000182:	f3af 8000 	nop.w
 8000186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800018a:	e7cf      	b.n	800012c <register_tm_clones>
 800018c:	00000000 	.word	0x00000000
 8000190:	200001d8 	.word	0x200001d8
 8000194:	080079bc 	.word	0x080079bc

08000198 <__errno>:
 8000198:	4b01      	ldr	r3, [pc, #4]	@ (80001a0 <__errno+0x8>)
 800019a:	6818      	ldr	r0, [r3, #0]
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop
 80001a0:	20000000 	.word	0x20000000

080001a4 <__libc_init_array>:
 80001a4:	b570      	push	{r4, r5, r6, lr}
 80001a6:	4b0f      	ldr	r3, [pc, #60]	@ (80001e4 <__libc_init_array+0x40>)
 80001a8:	4d0f      	ldr	r5, [pc, #60]	@ (80001e8 <__libc_init_array+0x44>)
 80001aa:	42ab      	cmp	r3, r5
 80001ac:	eba3 0605 	sub.w	r6, r3, r5
 80001b0:	d007      	beq.n	80001c2 <__libc_init_array+0x1e>
 80001b2:	2400      	movs	r4, #0
 80001b4:	10b6      	asrs	r6, r6, #2
 80001b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80001ba:	3401      	adds	r4, #1
 80001bc:	4798      	blx	r3
 80001be:	42a6      	cmp	r6, r4
 80001c0:	d8f9      	bhi.n	80001b6 <__libc_init_array+0x12>
 80001c2:	f007 fbfb 	bl	80079bc <_init>
 80001c6:	4d09      	ldr	r5, [pc, #36]	@ (80001ec <__libc_init_array+0x48>)
 80001c8:	4b09      	ldr	r3, [pc, #36]	@ (80001f0 <__libc_init_array+0x4c>)
 80001ca:	1b5e      	subs	r6, r3, r5
 80001cc:	42ab      	cmp	r3, r5
 80001ce:	ea4f 06a6 	mov.w	r6, r6, asr #2
 80001d2:	d006      	beq.n	80001e2 <__libc_init_array+0x3e>
 80001d4:	2400      	movs	r4, #0
 80001d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80001da:	3401      	adds	r4, #1
 80001dc:	4798      	blx	r3
 80001de:	42a6      	cmp	r6, r4
 80001e0:	d8f9      	bhi.n	80001d6 <__libc_init_array+0x32>
 80001e2:	bd70      	pop	{r4, r5, r6, pc}
 80001e4:	08007dcc 	.word	0x08007dcc
 80001e8:	08007dcc 	.word	0x08007dcc
 80001ec:	08007dcc 	.word	0x08007dcc
 80001f0:	08007dd0 	.word	0x08007dd0

080001f4 <memset>:
 80001f4:	b570      	push	{r4, r5, r6, lr}
 80001f6:	0786      	lsls	r6, r0, #30
 80001f8:	d047      	beq.n	800028a <memset+0x96>
 80001fa:	1e54      	subs	r4, r2, #1
 80001fc:	2a00      	cmp	r2, #0
 80001fe:	d03e      	beq.n	800027e <memset+0x8a>
 8000200:	4603      	mov	r3, r0
 8000202:	b2ca      	uxtb	r2, r1
 8000204:	e001      	b.n	800020a <memset+0x16>
 8000206:	3c01      	subs	r4, #1
 8000208:	d339      	bcc.n	800027e <memset+0x8a>
 800020a:	f803 2b01 	strb.w	r2, [r3], #1
 800020e:	079d      	lsls	r5, r3, #30
 8000210:	d1f9      	bne.n	8000206 <memset+0x12>
 8000212:	2c03      	cmp	r4, #3
 8000214:	d92c      	bls.n	8000270 <memset+0x7c>
 8000216:	b2cd      	uxtb	r5, r1
 8000218:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 800021c:	2c0f      	cmp	r4, #15
 800021e:	461a      	mov	r2, r3
 8000220:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 8000224:	d934      	bls.n	8000290 <memset+0x9c>
 8000226:	f1a4 0c10 	sub.w	ip, r4, #16
 800022a:	f02c 060f 	bic.w	r6, ip, #15
 800022e:	f103 0e10 	add.w	lr, r3, #16
 8000232:	44b6      	add	lr, r6
 8000234:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8000238:	e9c2 5500 	strd	r5, r5, [r2]
 800023c:	e9c2 5502 	strd	r5, r5, [r2, #8]
 8000240:	3210      	adds	r2, #16
 8000242:	4572      	cmp	r2, lr
 8000244:	d1f8      	bne.n	8000238 <memset+0x44>
 8000246:	f10c 0201 	add.w	r2, ip, #1
 800024a:	f014 0f0c 	tst.w	r4, #12
 800024e:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8000252:	f004 0c0f 	and.w	ip, r4, #15
 8000256:	d013      	beq.n	8000280 <memset+0x8c>
 8000258:	f1ac 0304 	sub.w	r3, ip, #4
 800025c:	f023 0303 	bic.w	r3, r3, #3
 8000260:	3304      	adds	r3, #4
 8000262:	4413      	add	r3, r2
 8000264:	f842 5b04 	str.w	r5, [r2], #4
 8000268:	4293      	cmp	r3, r2
 800026a:	d1fb      	bne.n	8000264 <memset+0x70>
 800026c:	f00c 0403 	and.w	r4, ip, #3
 8000270:	b12c      	cbz	r4, 800027e <memset+0x8a>
 8000272:	b2c9      	uxtb	r1, r1
 8000274:	441c      	add	r4, r3
 8000276:	f803 1b01 	strb.w	r1, [r3], #1
 800027a:	42a3      	cmp	r3, r4
 800027c:	d1fb      	bne.n	8000276 <memset+0x82>
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	4664      	mov	r4, ip
 8000282:	4613      	mov	r3, r2
 8000284:	2c00      	cmp	r4, #0
 8000286:	d1f4      	bne.n	8000272 <memset+0x7e>
 8000288:	e7f9      	b.n	800027e <memset+0x8a>
 800028a:	4603      	mov	r3, r0
 800028c:	4614      	mov	r4, r2
 800028e:	e7c0      	b.n	8000212 <memset+0x1e>
 8000290:	46a4      	mov	ip, r4
 8000292:	e7e1      	b.n	8000258 <memset+0x64>

08000294 <__cvt>:
 8000294:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
 8000298:	2b00      	cmp	r3, #0
 800029a:	b088      	sub	sp, #32
 800029c:	4614      	mov	r4, r2
 800029e:	461d      	mov	r5, r3
 80002a0:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80002a2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80002a4:	f8dd 8050 	ldr.w	r8, [sp, #80]	@ 0x50
 80002a8:	db41      	blt.n	800032e <__cvt+0x9a>
 80002aa:	2200      	movs	r2, #0
 80002ac:	f1b8 0f65 	cmp.w	r8, #101	@ 0x65
 80002b0:	700a      	strb	r2, [r1, #0]
 80002b2:	d039      	beq.n	8000328 <__cvt+0x94>
 80002b4:	dc40      	bgt.n	8000338 <__cvt+0xa4>
 80002b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80002ba:	d035      	beq.n	8000328 <__cvt+0x94>
 80002bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80002c0:	d15f      	bne.n	8000382 <__cvt+0xee>
 80002c2:	2303      	movs	r3, #3
 80002c4:	9300      	str	r3, [sp, #0]
 80002c6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80002c8:	4622      	mov	r2, r4
 80002ca:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80002ce:	ab07      	add	r3, sp, #28
 80002d0:	9304      	str	r3, [sp, #16]
 80002d2:	ab06      	add	r3, sp, #24
 80002d4:	9303      	str	r3, [sp, #12]
 80002d6:	462b      	mov	r3, r5
 80002d8:	f000 fbf4 	bl	8000ac4 <_dtoa_r>
 80002dc:	4607      	mov	r7, r0
 80002de:	f028 0320 	bic.w	r3, r8, #32
 80002e2:	2b46      	cmp	r3, #70	@ 0x46
 80002e4:	eb07 0806 	add.w	r8, r7, r6
 80002e8:	d105      	bne.n	80002f6 <__cvt+0x62>
 80002ea:	783b      	ldrb	r3, [r7, #0]
 80002ec:	2b30      	cmp	r3, #48	@ 0x30
 80002ee:	d03c      	beq.n	800036a <__cvt+0xd6>
 80002f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80002f2:	681e      	ldr	r6, [r3, #0]
 80002f4:	44b0      	add	r8, r6
 80002f6:	4620      	mov	r0, r4
 80002f8:	4629      	mov	r1, r5
 80002fa:	2200      	movs	r2, #0
 80002fc:	2300      	movs	r3, #0
 80002fe:	f004 fcc9 	bl	8004c94 <__aeabi_dcmpeq>
 8000302:	2800      	cmp	r0, #0
 8000304:	d13b      	bne.n	800037e <__cvt+0xea>
 8000306:	9b07      	ldr	r3, [sp, #28]
 8000308:	4598      	cmp	r8, r3
 800030a:	d906      	bls.n	800031a <__cvt+0x86>
 800030c:	2130      	movs	r1, #48	@ 0x30
 800030e:	1c5a      	adds	r2, r3, #1
 8000310:	9207      	str	r2, [sp, #28]
 8000312:	7019      	strb	r1, [r3, #0]
 8000314:	9b07      	ldr	r3, [sp, #28]
 8000316:	4543      	cmp	r3, r8
 8000318:	d3f9      	bcc.n	800030e <__cvt+0x7a>
 800031a:	4638      	mov	r0, r7
 800031c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800031e:	1bdb      	subs	r3, r3, r7
 8000320:	6013      	str	r3, [r2, #0]
 8000322:	b008      	add	sp, #32
 8000324:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8000328:	2302      	movs	r3, #2
 800032a:	3601      	adds	r6, #1
 800032c:	e7ca      	b.n	80002c4 <__cvt+0x30>
 800032e:	f103 4b00 	add.w	fp, r3, #2147483648	@ 0x80000000
 8000332:	222d      	movs	r2, #45	@ 0x2d
 8000334:	465d      	mov	r5, fp
 8000336:	e7b9      	b.n	80002ac <__cvt+0x18>
 8000338:	f1b8 0f66 	cmp.w	r8, #102	@ 0x66
 800033c:	d0c1      	beq.n	80002c2 <__cvt+0x2e>
 800033e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000340:	4622      	mov	r2, r4
 8000342:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8000346:	2302      	movs	r3, #2
 8000348:	9300      	str	r3, [sp, #0]
 800034a:	ab07      	add	r3, sp, #28
 800034c:	9304      	str	r3, [sp, #16]
 800034e:	ab06      	add	r3, sp, #24
 8000350:	9303      	str	r3, [sp, #12]
 8000352:	462b      	mov	r3, r5
 8000354:	f000 fbb6 	bl	8000ac4 <_dtoa_r>
 8000358:	f1b8 0f67 	cmp.w	r8, #103	@ 0x67
 800035c:	4607      	mov	r7, r0
 800035e:	d1be      	bne.n	80002de <__cvt+0x4a>
 8000360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8000362:	07db      	lsls	r3, r3, #31
 8000364:	d421      	bmi.n	80003aa <__cvt+0x116>
 8000366:	9b07      	ldr	r3, [sp, #28]
 8000368:	e7d7      	b.n	800031a <__cvt+0x86>
 800036a:	2200      	movs	r2, #0
 800036c:	2300      	movs	r3, #0
 800036e:	4620      	mov	r0, r4
 8000370:	4629      	mov	r1, r5
 8000372:	f004 fc8f 	bl	8004c94 <__aeabi_dcmpeq>
 8000376:	b1d8      	cbz	r0, 80003b0 <__cvt+0x11c>
 8000378:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4498      	add	r8, r3
 800037e:	4643      	mov	r3, r8
 8000380:	e7cb      	b.n	800031a <__cvt+0x86>
 8000382:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000384:	4622      	mov	r2, r4
 8000386:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800038a:	2302      	movs	r3, #2
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	ab07      	add	r3, sp, #28
 8000390:	9304      	str	r3, [sp, #16]
 8000392:	ab06      	add	r3, sp, #24
 8000394:	9303      	str	r3, [sp, #12]
 8000396:	462b      	mov	r3, r5
 8000398:	f000 fb94 	bl	8000ac4 <_dtoa_r>
 800039c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80003a0:	4607      	mov	r7, r0
 80003a2:	d19c      	bne.n	80002de <__cvt+0x4a>
 80003a4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80003a6:	07db      	lsls	r3, r3, #31
 80003a8:	d5dd      	bpl.n	8000366 <__cvt+0xd2>
 80003aa:	eb07 0806 	add.w	r8, r7, r6
 80003ae:	e7a2      	b.n	80002f6 <__cvt+0x62>
 80003b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80003b2:	f1c6 0601 	rsb	r6, r6, #1
 80003b6:	601e      	str	r6, [r3, #0]
 80003b8:	e79c      	b.n	80002f4 <__cvt+0x60>
 80003ba:	bf00      	nop

080003bc <__exponent>:
 80003bc:	2900      	cmp	r1, #0
 80003be:	bfb4      	ite	lt
 80003c0:	232d      	movlt	r3, #45	@ 0x2d
 80003c2:	232b      	movge	r3, #43	@ 0x2b
 80003c4:	b530      	push	{r4, r5, lr}
 80003c6:	bfb8      	it	lt
 80003c8:	4249      	neglt	r1, r1
 80003ca:	2909      	cmp	r1, #9
 80003cc:	b083      	sub	sp, #12
 80003ce:	7002      	strb	r2, [r0, #0]
 80003d0:	7043      	strb	r3, [r0, #1]
 80003d2:	dd2c      	ble.n	800042e <__exponent+0x72>
 80003d4:	f10d 0407 	add.w	r4, sp, #7
 80003d8:	4623      	mov	r3, r4
 80003da:	4d19      	ldr	r5, [pc, #100]	@ (8000440 <__exponent+0x84>)
 80003dc:	468c      	mov	ip, r1
 80003de:	461a      	mov	r2, r3
 80003e0:	fba5 e301 	umull	lr, r3, r5, r1
 80003e4:	08db      	lsrs	r3, r3, #3
 80003e6:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 80003ea:	eba1 014e 	sub.w	r1, r1, lr, lsl #1
 80003ee:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80003f2:	f1bc 0f63 	cmp.w	ip, #99	@ 0x63
 80003f6:	4619      	mov	r1, r3
 80003f8:	f802 ec01 	strb.w	lr, [r2, #-1]
 80003fc:	f102 33ff 	add.w	r3, r2, #4294967295	@ 0xffffffff
 8000400:	dcec      	bgt.n	80003dc <__exponent+0x20>
 8000402:	3130      	adds	r1, #48	@ 0x30
 8000404:	f803 1c01 	strb.w	r1, [r3, #-1]
 8000408:	1e93      	subs	r3, r2, #2
 800040a:	42a3      	cmp	r3, r4
 800040c:	f100 0502 	add.w	r5, r0, #2
 8000410:	d20a      	bcs.n	8000428 <__exponent+0x6c>
 8000412:	1c41      	adds	r1, r0, #1
 8000414:	f813 cb01 	ldrb.w	ip, [r3], #1
 8000418:	42a3      	cmp	r3, r4
 800041a:	f801 cf01 	strb.w	ip, [r1, #1]!
 800041e:	d1f9      	bne.n	8000414 <__exponent+0x58>
 8000420:	f10d 0309 	add.w	r3, sp, #9
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	441d      	add	r5, r3
 8000428:	1a28      	subs	r0, r5, r0
 800042a:	b003      	add	sp, #12
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	2330      	movs	r3, #48	@ 0x30
 8000430:	1d05      	adds	r5, r0, #4
 8000432:	4419      	add	r1, r3
 8000434:	70c1      	strb	r1, [r0, #3]
 8000436:	7083      	strb	r3, [r0, #2]
 8000438:	1a28      	subs	r0, r5, r0
 800043a:	b003      	add	sp, #12
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	bf00      	nop
 8000440:	cccccccd 	.word	0xcccccccd

08000444 <_printf_float>:
 8000444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000448:	b091      	sub	sp, #68	@ 0x44
 800044a:	460c      	mov	r4, r1
 800044c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8000450:	4616      	mov	r6, r2
 8000452:	461f      	mov	r7, r3
 8000454:	4605      	mov	r5, r0
 8000456:	f001 fb07 	bl	8001a68 <_localeconv_r>
 800045a:	6803      	ldr	r3, [r0, #0]
 800045c:	4618      	mov	r0, r3
 800045e:	930a      	str	r3, [sp, #40]	@ 0x28
 8000460:	f001 fd74 	bl	8001f4c <strlen>
 8000464:	2300      	movs	r3, #0
 8000466:	930e      	str	r3, [sp, #56]	@ 0x38
 8000468:	f8d8 3000 	ldr.w	r3, [r8]
 800046c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800046e:	3307      	adds	r3, #7
 8000470:	f023 0307 	bic.w	r3, r3, #7
 8000474:	f103 0208 	add.w	r2, r3, #8
 8000478:	f8d4 a000 	ldr.w	sl, [r4]
 800047c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8000480:	f8c8 2000 	str.w	r2, [r8]
 8000484:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000488:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800048c:	9309      	str	r3, [sp, #36]	@ 0x24
 800048e:	f8cd 8020 	str.w	r8, [sp, #32]
 8000492:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000496:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800049a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800049e:	4ba0      	ldr	r3, [pc, #640]	@ (8000720 <_printf_float+0x2dc>)
 80004a0:	f004 fc2a 	bl	8004cf8 <__aeabi_dcmpun>
 80004a4:	b940      	cbnz	r0, 80004b8 <_printf_float+0x74>
 80004a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80004aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80004ae:	4b9c      	ldr	r3, [pc, #624]	@ (8000720 <_printf_float+0x2dc>)
 80004b0:	f004 fc04 	bl	8004cbc <__aeabi_dcmple>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d077      	beq.n	80005a8 <_printf_float+0x164>
 80004b8:	4642      	mov	r2, r8
 80004ba:	464b      	mov	r3, r9
 80004bc:	4640      	mov	r0, r8
 80004be:	4649      	mov	r1, r9
 80004c0:	f004 fc1a 	bl	8004cf8 <__aeabi_dcmpun>
 80004c4:	2800      	cmp	r0, #0
 80004c6:	f040 823b 	bne.w	8000940 <_printf_float+0x4fc>
 80004ca:	6863      	ldr	r3, [r4, #4]
 80004cc:	f44a 6180 	orr.w	r1, sl, #1024	@ 0x400
 80004d0:	1c5a      	adds	r2, r3, #1
 80004d2:	f00b 0adf 	and.w	sl, fp, #223	@ 0xdf
 80004d6:	d035      	beq.n	8000544 <_printf_float+0x100>
 80004d8:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80004dc:	f000 8128 	beq.w	8000730 <_printf_float+0x2ec>
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	6021      	str	r1, [r4, #0]
 80004e4:	9101      	str	r1, [sp, #4]
 80004e6:	2100      	movs	r1, #0
 80004e8:	9106      	str	r1, [sp, #24]
 80004ea:	a90e      	add	r1, sp, #56	@ 0x38
 80004ec:	9105      	str	r1, [sp, #20]
 80004ee:	a90d      	add	r1, sp, #52	@ 0x34
 80004f0:	9103      	str	r1, [sp, #12]
 80004f2:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 80004f6:	4642      	mov	r2, r8
 80004f8:	464b      	mov	r3, r9
 80004fa:	4628      	mov	r0, r5
 80004fc:	f8cd b010 	str.w	fp, [sp, #16]
 8000500:	9102      	str	r1, [sp, #8]
 8000502:	f7ff fec7 	bl	8000294 <__cvt>
 8000506:	4680      	mov	r8, r0
 8000508:	f1bb 0f65 	cmp.w	fp, #101	@ 0x65
 800050c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800050e:	d93a      	bls.n	8000586 <_printf_float+0x142>
 8000510:	f1bb 0f66 	cmp.w	fp, #102	@ 0x66
 8000514:	f000 812e 	beq.w	8000774 <_printf_float+0x330>
 8000518:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800051a:	428b      	cmp	r3, r1
 800051c:	f340 8135 	ble.w	800078a <_printf_float+0x346>
 8000520:	2900      	cmp	r1, #0
 8000522:	bfcc      	ite	gt
 8000524:	2201      	movgt	r2, #1
 8000526:	f1c1 0202 	rsble	r2, r1, #2
 800052a:	4413      	add	r3, r2
 800052c:	6123      	str	r3, [r4, #16]
 800052e:	f04f 0a00 	mov.w	sl, #0
 8000532:	65a1      	str	r1, [r4, #88]	@ 0x58
 8000534:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8000538:	2b00      	cmp	r3, #0
 800053a:	d04d      	beq.n	80005d8 <_printf_float+0x194>
 800053c:	232d      	movs	r3, #45	@ 0x2d
 800053e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000542:	e049      	b.n	80005d8 <_printf_float+0x194>
 8000544:	6021      	str	r1, [r4, #0]
 8000546:	9101      	str	r1, [sp, #4]
 8000548:	2100      	movs	r1, #0
 800054a:	2006      	movs	r0, #6
 800054c:	9106      	str	r1, [sp, #24]
 800054e:	a90e      	add	r1, sp, #56	@ 0x38
 8000550:	f8cd b010 	str.w	fp, [sp, #16]
 8000554:	6060      	str	r0, [r4, #4]
 8000556:	9105      	str	r1, [sp, #20]
 8000558:	a90d      	add	r1, sp, #52	@ 0x34
 800055a:	9103      	str	r1, [sp, #12]
 800055c:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8000560:	4642      	mov	r2, r8
 8000562:	9000      	str	r0, [sp, #0]
 8000564:	464b      	mov	r3, r9
 8000566:	4628      	mov	r0, r5
 8000568:	9102      	str	r1, [sp, #8]
 800056a:	f7ff fe93 	bl	8000294 <__cvt>
 800056e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8000572:	4680      	mov	r8, r0
 8000574:	d1c8      	bne.n	8000508 <_printf_float+0xc4>
 8000576:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8000578:	1cc8      	adds	r0, r1, #3
 800057a:	f280 80f4 	bge.w	8000766 <_printf_float+0x322>
 800057e:	f1ab 0b02 	sub.w	fp, fp, #2
 8000582:	fa5f fb8b 	uxtb.w	fp, fp
 8000586:	465a      	mov	r2, fp
 8000588:	3901      	subs	r1, #1
 800058a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800058e:	910d      	str	r1, [sp, #52]	@ 0x34
 8000590:	f7ff ff14 	bl	80003bc <__exponent>
 8000594:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8000596:	4682      	mov	sl, r0
 8000598:	1813      	adds	r3, r2, r0
 800059a:	2a01      	cmp	r2, #1
 800059c:	6123      	str	r3, [r4, #16]
 800059e:	f340 8142 	ble.w	8000826 <_printf_float+0x3e2>
 80005a2:	3301      	adds	r3, #1
 80005a4:	6123      	str	r3, [r4, #16]
 80005a6:	e7c5      	b.n	8000534 <_printf_float+0xf0>
 80005a8:	4640      	mov	r0, r8
 80005aa:	4649      	mov	r1, r9
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	f004 fb7a 	bl	8004ca8 <__aeabi_dcmplt>
 80005b4:	b110      	cbz	r0, 80005bc <_printf_float+0x178>
 80005b6:	232d      	movs	r3, #45	@ 0x2d
 80005b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80005bc:	f02a 0304 	bic.w	r3, sl, #4
 80005c0:	6023      	str	r3, [r4, #0]
 80005c2:	2303      	movs	r3, #3
 80005c4:	4a57      	ldr	r2, [pc, #348]	@ (8000724 <_printf_float+0x2e0>)
 80005c6:	6123      	str	r3, [r4, #16]
 80005c8:	4b57      	ldr	r3, [pc, #348]	@ (8000728 <_printf_float+0x2e4>)
 80005ca:	f04f 0a00 	mov.w	sl, #0
 80005ce:	f1bb 0f47 	cmp.w	fp, #71	@ 0x47
 80005d2:	bf8c      	ite	hi
 80005d4:	4690      	movhi	r8, r2
 80005d6:	4698      	movls	r8, r3
 80005d8:	4633      	mov	r3, r6
 80005da:	4621      	mov	r1, r4
 80005dc:	4628      	mov	r0, r5
 80005de:	9700      	str	r7, [sp, #0]
 80005e0:	aa0f      	add	r2, sp, #60	@ 0x3c
 80005e2:	f001 fa59 	bl	8001a98 <_printf_common>
 80005e6:	3001      	adds	r0, #1
 80005e8:	d023      	beq.n	8000632 <_printf_float+0x1ee>
 80005ea:	6823      	ldr	r3, [r4, #0]
 80005ec:	0558      	lsls	r0, r3, #21
 80005ee:	d42b      	bmi.n	8000648 <_printf_float+0x204>
 80005f0:	4642      	mov	r2, r8
 80005f2:	4631      	mov	r1, r6
 80005f4:	4628      	mov	r0, r5
 80005f6:	6923      	ldr	r3, [r4, #16]
 80005f8:	47b8      	blx	r7
 80005fa:	3001      	adds	r0, #1
 80005fc:	d019      	beq.n	8000632 <_printf_float+0x1ee>
 80005fe:	6822      	ldr	r2, [r4, #0]
 8000600:	0792      	lsls	r2, r2, #30
 8000602:	68e0      	ldr	r0, [r4, #12]
 8000604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8000606:	d519      	bpl.n	800063c <_printf_float+0x1f8>
 8000608:	4298      	cmp	r0, r3
 800060a:	dd17      	ble.n	800063c <_printf_float+0x1f8>
 800060c:	f04f 0800 	mov.w	r8, #0
 8000610:	f104 0919 	add.w	r9, r4, #25
 8000614:	e004      	b.n	8000620 <_printf_float+0x1dc>
 8000616:	68e0      	ldr	r0, [r4, #12]
 8000618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800061a:	1ac2      	subs	r2, r0, r3
 800061c:	4542      	cmp	r2, r8
 800061e:	dd0d      	ble.n	800063c <_printf_float+0x1f8>
 8000620:	2301      	movs	r3, #1
 8000622:	464a      	mov	r2, r9
 8000624:	4631      	mov	r1, r6
 8000626:	4628      	mov	r0, r5
 8000628:	47b8      	blx	r7
 800062a:	3001      	adds	r0, #1
 800062c:	f108 0801 	add.w	r8, r8, #1
 8000630:	d1f1      	bne.n	8000616 <_printf_float+0x1d2>
 8000632:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000636:	b011      	add	sp, #68	@ 0x44
 8000638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800063c:	4298      	cmp	r0, r3
 800063e:	bfb8      	it	lt
 8000640:	4618      	movlt	r0, r3
 8000642:	b011      	add	sp, #68	@ 0x44
 8000644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000648:	f1bb 0f65 	cmp.w	fp, #101	@ 0x65
 800064c:	d933      	bls.n	80006b6 <_printf_float+0x272>
 800064e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8000652:	2200      	movs	r2, #0
 8000654:	2300      	movs	r3, #0
 8000656:	f004 fb1d 	bl	8004c94 <__aeabi_dcmpeq>
 800065a:	2800      	cmp	r0, #0
 800065c:	f000 809d 	beq.w	800079a <_printf_float+0x356>
 8000660:	2301      	movs	r3, #1
 8000662:	4631      	mov	r1, r6
 8000664:	4628      	mov	r0, r5
 8000666:	4a31      	ldr	r2, [pc, #196]	@ (800072c <_printf_float+0x2e8>)
 8000668:	47b8      	blx	r7
 800066a:	3001      	adds	r0, #1
 800066c:	d0e1      	beq.n	8000632 <_printf_float+0x1ee>
 800066e:	e9dd 3a0d 	ldrd	r3, sl, [sp, #52]	@ 0x34
 8000672:	4553      	cmp	r3, sl
 8000674:	db02      	blt.n	800067c <_printf_float+0x238>
 8000676:	6822      	ldr	r2, [r4, #0]
 8000678:	07d1      	lsls	r1, r2, #31
 800067a:	d5c1      	bpl.n	8000600 <_printf_float+0x1bc>
 800067c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8000680:	4631      	mov	r1, r6
 8000682:	4628      	mov	r0, r5
 8000684:	47b8      	blx	r7
 8000686:	3001      	adds	r0, #1
 8000688:	d0d3      	beq.n	8000632 <_printf_float+0x1ee>
 800068a:	f1ba 0f01 	cmp.w	sl, #1
 800068e:	ddb6      	ble.n	80005fe <_printf_float+0x1ba>
 8000690:	f04f 0800 	mov.w	r8, #0
 8000694:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8000698:	f104 091a 	add.w	r9, r4, #26
 800069c:	e001      	b.n	80006a2 <_printf_float+0x25e>
 800069e:	45d0      	cmp	r8, sl
 80006a0:	d0ad      	beq.n	80005fe <_printf_float+0x1ba>
 80006a2:	2301      	movs	r3, #1
 80006a4:	464a      	mov	r2, r9
 80006a6:	4631      	mov	r1, r6
 80006a8:	4628      	mov	r0, r5
 80006aa:	47b8      	blx	r7
 80006ac:	3001      	adds	r0, #1
 80006ae:	f108 0801 	add.w	r8, r8, #1
 80006b2:	d1f4      	bne.n	800069e <_printf_float+0x25a>
 80006b4:	e7bd      	b.n	8000632 <_printf_float+0x1ee>
 80006b6:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
 80006ba:	f1b9 0f01 	cmp.w	r9, #1
 80006be:	f340 809d 	ble.w	80007fc <_printf_float+0x3b8>
 80006c2:	2301      	movs	r3, #1
 80006c4:	4642      	mov	r2, r8
 80006c6:	4631      	mov	r1, r6
 80006c8:	4628      	mov	r0, r5
 80006ca:	47b8      	blx	r7
 80006cc:	3001      	adds	r0, #1
 80006ce:	d0b0      	beq.n	8000632 <_printf_float+0x1ee>
 80006d0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80006d4:	4631      	mov	r1, r6
 80006d6:	4628      	mov	r0, r5
 80006d8:	47b8      	blx	r7
 80006da:	3001      	adds	r0, #1
 80006dc:	d0a9      	beq.n	8000632 <_printf_float+0x1ee>
 80006de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80006e2:	2200      	movs	r2, #0
 80006e4:	2300      	movs	r3, #0
 80006e6:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 80006ea:	f004 fad3 	bl	8004c94 <__aeabi_dcmpeq>
 80006ee:	2800      	cmp	r0, #0
 80006f0:	f000 809e 	beq.w	8000830 <_printf_float+0x3ec>
 80006f4:	f1b9 0f01 	cmp.w	r9, #1
 80006f8:	f340 808b 	ble.w	8000812 <_printf_float+0x3ce>
 80006fc:	f04f 0800 	mov.w	r8, #0
 8000700:	f104 091a 	add.w	r9, r4, #26
 8000704:	e002      	b.n	800070c <_printf_float+0x2c8>
 8000706:	45d8      	cmp	r8, fp
 8000708:	f000 8083 	beq.w	8000812 <_printf_float+0x3ce>
 800070c:	2301      	movs	r3, #1
 800070e:	464a      	mov	r2, r9
 8000710:	4631      	mov	r1, r6
 8000712:	4628      	mov	r0, r5
 8000714:	47b8      	blx	r7
 8000716:	3001      	adds	r0, #1
 8000718:	f108 0801 	add.w	r8, r8, #1
 800071c:	d1f3      	bne.n	8000706 <_printf_float+0x2c2>
 800071e:	e788      	b.n	8000632 <_printf_float+0x1ee>
 8000720:	7fefffff 	.word	0x7fefffff
 8000724:	08007c90 	.word	0x08007c90
 8000728:	08007c8c 	.word	0x08007c8c
 800072c:	08007c9c 	.word	0x08007c9c
 8000730:	b90b      	cbnz	r3, 8000736 <_printf_float+0x2f2>
 8000732:	2301      	movs	r3, #1
 8000734:	6063      	str	r3, [r4, #4]
 8000736:	9300      	str	r3, [sp, #0]
 8000738:	6021      	str	r1, [r4, #0]
 800073a:	9101      	str	r1, [sp, #4]
 800073c:	2100      	movs	r1, #0
 800073e:	9106      	str	r1, [sp, #24]
 8000740:	a90e      	add	r1, sp, #56	@ 0x38
 8000742:	9105      	str	r1, [sp, #20]
 8000744:	a90d      	add	r1, sp, #52	@ 0x34
 8000746:	9103      	str	r1, [sp, #12]
 8000748:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800074c:	4642      	mov	r2, r8
 800074e:	9102      	str	r1, [sp, #8]
 8000750:	464b      	mov	r3, r9
 8000752:	4628      	mov	r0, r5
 8000754:	f8cd b010 	str.w	fp, [sp, #16]
 8000758:	f7ff fd9c 	bl	8000294 <__cvt>
 800075c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800075e:	4680      	mov	r8, r0
 8000760:	1cc8      	adds	r0, r1, #3
 8000762:	f6ff af0c 	blt.w	800057e <_printf_float+0x13a>
 8000766:	6863      	ldr	r3, [r4, #4]
 8000768:	4299      	cmp	r1, r3
 800076a:	f73f af08 	bgt.w	800057e <_printf_float+0x13a>
 800076e:	f04f 0b67 	mov.w	fp, #103	@ 0x67
 8000772:	e6d1      	b.n	8000518 <_printf_float+0xd4>
 8000774:	2900      	cmp	r1, #0
 8000776:	6863      	ldr	r3, [r4, #4]
 8000778:	dd5e      	ble.n	8000838 <_printf_float+0x3f4>
 800077a:	6121      	str	r1, [r4, #16]
 800077c:	2b00      	cmp	r3, #0
 800077e:	f000 808d 	beq.w	800089c <_printf_float+0x458>
 8000782:	3301      	adds	r3, #1
 8000784:	440b      	add	r3, r1
 8000786:	6123      	str	r3, [r4, #16]
 8000788:	e6d1      	b.n	800052e <_printf_float+0xea>
 800078a:	6823      	ldr	r3, [r4, #0]
 800078c:	6121      	str	r1, [r4, #16]
 800078e:	07db      	lsls	r3, r3, #31
 8000790:	f57f aecd 	bpl.w	800052e <_printf_float+0xea>
 8000794:	1c4b      	adds	r3, r1, #1
 8000796:	6123      	str	r3, [r4, #16]
 8000798:	e6c9      	b.n	800052e <_printf_float+0xea>
 800079a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800079c:	2b00      	cmp	r3, #0
 800079e:	dd52      	ble.n	8000846 <_printf_float+0x402>
 80007a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80007a2:	f8d4 b058 	ldr.w	fp, [r4, #88]	@ 0x58
 80007a6:	4699      	mov	r9, r3
 80007a8:	455b      	cmp	r3, fp
 80007aa:	bfa8      	it	ge
 80007ac:	46d9      	movge	r9, fp
 80007ae:	f1b9 0f00 	cmp.w	r9, #0
 80007b2:	9308      	str	r3, [sp, #32]
 80007b4:	dd09      	ble.n	80007ca <_printf_float+0x386>
 80007b6:	464b      	mov	r3, r9
 80007b8:	4642      	mov	r2, r8
 80007ba:	4631      	mov	r1, r6
 80007bc:	4628      	mov	r0, r5
 80007be:	47b8      	blx	r7
 80007c0:	3001      	adds	r0, #1
 80007c2:	f43f af36 	beq.w	8000632 <_printf_float+0x1ee>
 80007c6:	f8d4 b058 	ldr.w	fp, [r4, #88]	@ 0x58
 80007ca:	ea29 72e9 	bic.w	r2, r9, r9, asr #31
 80007ce:	4593      	cmp	fp, r2
 80007d0:	dd71      	ble.n	80008b6 <_printf_float+0x472>
 80007d2:	f04f 0a00 	mov.w	sl, #0
 80007d6:	4693      	mov	fp, r2
 80007d8:	f104 091a 	add.w	r9, r4, #26
 80007dc:	e004      	b.n	80007e8 <_printf_float+0x3a4>
 80007de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80007e0:	eba3 020b 	sub.w	r2, r3, fp
 80007e4:	4552      	cmp	r2, sl
 80007e6:	dd65      	ble.n	80008b4 <_printf_float+0x470>
 80007e8:	2301      	movs	r3, #1
 80007ea:	464a      	mov	r2, r9
 80007ec:	4631      	mov	r1, r6
 80007ee:	4628      	mov	r0, r5
 80007f0:	47b8      	blx	r7
 80007f2:	3001      	adds	r0, #1
 80007f4:	f10a 0a01 	add.w	sl, sl, #1
 80007f8:	d1f1      	bne.n	80007de <_printf_float+0x39a>
 80007fa:	e71a      	b.n	8000632 <_printf_float+0x1ee>
 80007fc:	07d9      	lsls	r1, r3, #31
 80007fe:	f53f af60 	bmi.w	80006c2 <_printf_float+0x27e>
 8000802:	4642      	mov	r2, r8
 8000804:	2301      	movs	r3, #1
 8000806:	4631      	mov	r1, r6
 8000808:	4628      	mov	r0, r5
 800080a:	47b8      	blx	r7
 800080c:	3001      	adds	r0, #1
 800080e:	f43f af10 	beq.w	8000632 <_printf_float+0x1ee>
 8000812:	4653      	mov	r3, sl
 8000814:	4631      	mov	r1, r6
 8000816:	4628      	mov	r0, r5
 8000818:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800081c:	47b8      	blx	r7
 800081e:	3001      	adds	r0, #1
 8000820:	f47f aeed 	bne.w	80005fe <_printf_float+0x1ba>
 8000824:	e705      	b.n	8000632 <_printf_float+0x1ee>
 8000826:	6822      	ldr	r2, [r4, #0]
 8000828:	07d2      	lsls	r2, r2, #31
 800082a:	f57f ae83 	bpl.w	8000534 <_printf_float+0xf0>
 800082e:	e6b8      	b.n	80005a2 <_printf_float+0x15e>
 8000830:	465b      	mov	r3, fp
 8000832:	f108 0201 	add.w	r2, r8, #1
 8000836:	e7e6      	b.n	8000806 <_printf_float+0x3c2>
 8000838:	2b00      	cmp	r3, #0
 800083a:	d134      	bne.n	80008a6 <_printf_float+0x462>
 800083c:	6822      	ldr	r2, [r4, #0]
 800083e:	07d2      	lsls	r2, r2, #31
 8000840:	d431      	bmi.n	80008a6 <_printf_float+0x462>
 8000842:	2301      	movs	r3, #1
 8000844:	e672      	b.n	800052c <_printf_float+0xe8>
 8000846:	2301      	movs	r3, #1
 8000848:	4631      	mov	r1, r6
 800084a:	4628      	mov	r0, r5
 800084c:	4a4b      	ldr	r2, [pc, #300]	@ (800097c <_printf_float+0x538>)
 800084e:	47b8      	blx	r7
 8000850:	3001      	adds	r0, #1
 8000852:	f43f aeee 	beq.w	8000632 <_printf_float+0x1ee>
 8000856:	e9dd 3a0d 	ldrd	r3, sl, [sp, #52]	@ 0x34
 800085a:	ea5a 0303 	orrs.w	r3, sl, r3
 800085e:	d024      	beq.n	80008aa <_printf_float+0x466>
 8000860:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8000864:	4631      	mov	r1, r6
 8000866:	4628      	mov	r0, r5
 8000868:	47b8      	blx	r7
 800086a:	3001      	adds	r0, #1
 800086c:	f43f aee1 	beq.w	8000632 <_printf_float+0x1ee>
 8000870:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8000872:	2b00      	cmp	r3, #0
 8000874:	da79      	bge.n	800096a <_printf_float+0x526>
 8000876:	f04f 0b00 	mov.w	fp, #0
 800087a:	f104 091a 	add.w	r9, r4, #26
 800087e:	e003      	b.n	8000888 <_printf_float+0x444>
 8000880:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8000882:	425b      	negs	r3, r3
 8000884:	455b      	cmp	r3, fp
 8000886:	dd70      	ble.n	800096a <_printf_float+0x526>
 8000888:	2301      	movs	r3, #1
 800088a:	464a      	mov	r2, r9
 800088c:	4631      	mov	r1, r6
 800088e:	4628      	mov	r0, r5
 8000890:	47b8      	blx	r7
 8000892:	3001      	adds	r0, #1
 8000894:	f10b 0b01 	add.w	fp, fp, #1
 8000898:	d1f2      	bne.n	8000880 <_printf_float+0x43c>
 800089a:	e6ca      	b.n	8000632 <_printf_float+0x1ee>
 800089c:	6822      	ldr	r2, [r4, #0]
 800089e:	07d0      	lsls	r0, r2, #31
 80008a0:	f57f ae45 	bpl.w	800052e <_printf_float+0xea>
 80008a4:	e76d      	b.n	8000782 <_printf_float+0x33e>
 80008a6:	3302      	adds	r3, #2
 80008a8:	e640      	b.n	800052c <_printf_float+0xe8>
 80008aa:	6822      	ldr	r2, [r4, #0]
 80008ac:	07d3      	lsls	r3, r2, #31
 80008ae:	f57f aea7 	bpl.w	8000600 <_printf_float+0x1bc>
 80008b2:	e7d5      	b.n	8000860 <_printf_float+0x41c>
 80008b4:	469b      	mov	fp, r3
 80008b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80008b8:	9a08      	ldr	r2, [sp, #32]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	dc02      	bgt.n	80008c4 <_printf_float+0x480>
 80008be:	6822      	ldr	r2, [r4, #0]
 80008c0:	07d0      	lsls	r0, r2, #31
 80008c2:	d508      	bpl.n	80008d6 <_printf_float+0x492>
 80008c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80008c8:	4631      	mov	r1, r6
 80008ca:	4628      	mov	r0, r5
 80008cc:	47b8      	blx	r7
 80008ce:	3001      	adds	r0, #1
 80008d0:	f43f aeaf 	beq.w	8000632 <_printf_float+0x1ee>
 80008d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80008d6:	9a08      	ldr	r2, [sp, #32]
 80008d8:	eba2 0a0b 	sub.w	sl, r2, fp
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	459a      	cmp	sl, r3
 80008e0:	bfa8      	it	ge
 80008e2:	469a      	movge	sl, r3
 80008e4:	f1ba 0f00 	cmp.w	sl, #0
 80008e8:	4691      	mov	r9, r2
 80008ea:	dd0b      	ble.n	8000904 <_printf_float+0x4c0>
 80008ec:	4653      	mov	r3, sl
 80008ee:	4631      	mov	r1, r6
 80008f0:	4628      	mov	r0, r5
 80008f2:	eb08 020b 	add.w	r2, r8, fp
 80008f6:	47b8      	blx	r7
 80008f8:	3001      	adds	r0, #1
 80008fa:	f43f ae9a 	beq.w	8000632 <_printf_float+0x1ee>
 80008fe:	464a      	mov	r2, r9
 8000900:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8000902:	1ad3      	subs	r3, r2, r3
 8000904:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8000908:	4553      	cmp	r3, sl
 800090a:	f77f ae78 	ble.w	80005fe <_printf_float+0x1ba>
 800090e:	f04f 0800 	mov.w	r8, #0
 8000912:	f8dd b020 	ldr.w	fp, [sp, #32]
 8000916:	f104 091a 	add.w	r9, r4, #26
 800091a:	e007      	b.n	800092c <_printf_float+0x4e8>
 800091c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800091e:	ebab 0303 	sub.w	r3, fp, r3
 8000922:	eba3 030a 	sub.w	r3, r3, sl
 8000926:	4543      	cmp	r3, r8
 8000928:	f77f ae69 	ble.w	80005fe <_printf_float+0x1ba>
 800092c:	2301      	movs	r3, #1
 800092e:	464a      	mov	r2, r9
 8000930:	4631      	mov	r1, r6
 8000932:	4628      	mov	r0, r5
 8000934:	47b8      	blx	r7
 8000936:	3001      	adds	r0, #1
 8000938:	f108 0801 	add.w	r8, r8, #1
 800093c:	d1ee      	bne.n	800091c <_printf_float+0x4d8>
 800093e:	e678      	b.n	8000632 <_printf_float+0x1ee>
 8000940:	464b      	mov	r3, r9
 8000942:	2b00      	cmp	r3, #0
 8000944:	bfbc      	itt	lt
 8000946:	232d      	movlt	r3, #45	@ 0x2d
 8000948:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800094c:	f02a 0304 	bic.w	r3, sl, #4
 8000950:	6023      	str	r3, [r4, #0]
 8000952:	2303      	movs	r3, #3
 8000954:	4a0a      	ldr	r2, [pc, #40]	@ (8000980 <_printf_float+0x53c>)
 8000956:	6123      	str	r3, [r4, #16]
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <_printf_float+0x540>)
 800095a:	f04f 0a00 	mov.w	sl, #0
 800095e:	f1bb 0f47 	cmp.w	fp, #71	@ 0x47
 8000962:	bf8c      	ite	hi
 8000964:	4690      	movhi	r8, r2
 8000966:	4698      	movls	r8, r3
 8000968:	e636      	b.n	80005d8 <_printf_float+0x194>
 800096a:	4653      	mov	r3, sl
 800096c:	4642      	mov	r2, r8
 800096e:	4631      	mov	r1, r6
 8000970:	4628      	mov	r0, r5
 8000972:	47b8      	blx	r7
 8000974:	3001      	adds	r0, #1
 8000976:	f47f ae42 	bne.w	80005fe <_printf_float+0x1ba>
 800097a:	e65a      	b.n	8000632 <_printf_float+0x1ee>
 800097c:	08007c9c 	.word	0x08007c9c
 8000980:	08007c98 	.word	0x08007c98
 8000984:	08007c94 	.word	0x08007c94

08000988 <quorem>:
 8000988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800098c:	6903      	ldr	r3, [r0, #16]
 800098e:	690c      	ldr	r4, [r1, #16]
 8000990:	b085      	sub	sp, #20
 8000992:	42a3      	cmp	r3, r4
 8000994:	f2c0 8091 	blt.w	8000aba <quorem+0x132>
 8000998:	4681      	mov	r9, r0
 800099a:	3c01      	subs	r4, #1
 800099c:	f101 0514 	add.w	r5, r1, #20
 80009a0:	f109 0814 	add.w	r8, r9, #20
 80009a4:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80009a8:	f858 c024 	ldr.w	ip, [r8, r4, lsl #2]
 80009ac:	3301      	adds	r3, #1
 80009ae:	459c      	cmp	ip, r3
 80009b0:	fbbc f6f3 	udiv	r6, ip, r3
 80009b4:	ea4f 0084 	mov.w	r0, r4, lsl #2
 80009b8:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 80009bc:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 80009c0:	d343      	bcc.n	8000a4a <quorem+0xc2>
 80009c2:	f04f 0c00 	mov.w	ip, #0
 80009c6:	46aa      	mov	sl, r5
 80009c8:	e9cd 0501 	strd	r0, r5, [sp, #4]
 80009cc:	46c6      	mov	lr, r8
 80009ce:	4663      	mov	r3, ip
 80009d0:	4665      	mov	r5, ip
 80009d2:	4693      	mov	fp, r2
 80009d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80009d8:	f85a 0b04 	ldr.w	r0, [sl], #4
 80009dc:	f8de 2000 	ldr.w	r2, [lr]
 80009e0:	fa1f fc80 	uxth.w	ip, r0
 80009e4:	fb06 550c 	mla	r5, r6, ip, r5
 80009e8:	ea4f 4810 	mov.w	r8, r0, lsr #16
 80009ec:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80009f0:	fb06 cc08 	mla	ip, r6, r8, ip
 80009f4:	b2ad      	uxth	r5, r5
 80009f6:	b290      	uxth	r0, r2
 80009f8:	1b40      	subs	r0, r0, r5
 80009fa:	4418      	add	r0, r3
 80009fc:	fa1f f38c 	uxth.w	r3, ip
 8000a00:	ebc3 4320 	rsb	r3, r3, r0, asr #16
 8000a04:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8000a08:	b280      	uxth	r0, r0
 8000a0a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a0e:	4557      	cmp	r7, sl
 8000a10:	f84e 0b04 	str.w	r0, [lr], #4
 8000a14:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000a18:	ea4f 4323 	mov.w	r3, r3, asr #16
 8000a1c:	d2dc      	bcs.n	80009d8 <quorem+0x50>
 8000a1e:	e9dd 0501 	ldrd	r0, r5, [sp, #4]
 8000a22:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000a26:	f858 3000 	ldr.w	r3, [r8, r0]
 8000a2a:	b973      	cbnz	r3, 8000a4a <quorem+0xc2>
 8000a2c:	f1ab 0204 	sub.w	r2, fp, #4
 8000a30:	4590      	cmp	r8, r2
 8000a32:	d304      	bcc.n	8000a3e <quorem+0xb6>
 8000a34:	e007      	b.n	8000a46 <quorem+0xbe>
 8000a36:	4590      	cmp	r8, r2
 8000a38:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8000a3c:	d203      	bcs.n	8000a46 <quorem+0xbe>
 8000a3e:	f852 3904 	ldr.w	r3, [r2], #-4
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d0f7      	beq.n	8000a36 <quorem+0xae>
 8000a46:	f8c9 4010 	str.w	r4, [r9, #16]
 8000a4a:	4648      	mov	r0, r9
 8000a4c:	f001 fdd8 	bl	8002600 <__mcmp>
 8000a50:	2800      	cmp	r0, #0
 8000a52:	db2e      	blt.n	8000ab2 <quorem+0x12a>
 8000a54:	4641      	mov	r1, r8
 8000a56:	2200      	movs	r2, #0
 8000a58:	f855 0b04 	ldr.w	r0, [r5], #4
 8000a5c:	f8d1 c000 	ldr.w	ip, [r1]
 8000a60:	fa1f fe80 	uxth.w	lr, r0
 8000a64:	fa1f f38c 	uxth.w	r3, ip
 8000a68:	eba3 030e 	sub.w	r3, r3, lr
 8000a6c:	4413      	add	r3, r2
 8000a6e:	0c02      	lsrs	r2, r0, #16
 8000a70:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8000a74:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a7e:	42af      	cmp	r7, r5
 8000a80:	f841 3b04 	str.w	r3, [r1], #4
 8000a84:	ea4f 4222 	mov.w	r2, r2, asr #16
 8000a88:	d2e6      	bcs.n	8000a58 <quorem+0xd0>
 8000a8a:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8000a8e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 8000a92:	b96a      	cbnz	r2, 8000ab0 <quorem+0x128>
 8000a94:	3b04      	subs	r3, #4
 8000a96:	4543      	cmp	r3, r8
 8000a98:	d804      	bhi.n	8000aa4 <quorem+0x11c>
 8000a9a:	e007      	b.n	8000aac <quorem+0x124>
 8000a9c:	4598      	cmp	r8, r3
 8000a9e:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8000aa2:	d203      	bcs.n	8000aac <quorem+0x124>
 8000aa4:	f853 2904 	ldr.w	r2, [r3], #-4
 8000aa8:	2a00      	cmp	r2, #0
 8000aaa:	d0f7      	beq.n	8000a9c <quorem+0x114>
 8000aac:	f8c9 4010 	str.w	r4, [r9, #16]
 8000ab0:	3601      	adds	r6, #1
 8000ab2:	4630      	mov	r0, r6
 8000ab4:	b005      	add	sp, #20
 8000ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000aba:	2000      	movs	r0, #0
 8000abc:	b005      	add	sp, #20
 8000abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ac2:	bf00      	nop

08000ac4 <_dtoa_r>:
 8000ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ac8:	4616      	mov	r6, r2
 8000aca:	461f      	mov	r7, r3
 8000acc:	69c5      	ldr	r5, [r0, #28]
 8000ace:	b09d      	sub	sp, #116	@ 0x74
 8000ad0:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8000ad4:	9c29      	ldr	r4, [sp, #164]	@ 0xa4
 8000ad6:	9003      	str	r0, [sp, #12]
 8000ad8:	2d00      	cmp	r5, #0
 8000ada:	f000 83b2 	beq.w	8001242 <_dtoa_r+0x77e>
 8000ade:	6829      	ldr	r1, [r5, #0]
 8000ae0:	b151      	cbz	r1, 8000af8 <_dtoa_r+0x34>
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	686a      	ldr	r2, [r5, #4]
 8000ae6:	4093      	lsls	r3, r2
 8000ae8:	604a      	str	r2, [r1, #4]
 8000aea:	608b      	str	r3, [r1, #8]
 8000aec:	f001 fac2 	bl	8002074 <_Bfree>
 8000af0:	2200      	movs	r2, #0
 8000af2:	9b03      	ldr	r3, [sp, #12]
 8000af4:	69db      	ldr	r3, [r3, #28]
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	f1b7 0900 	subs.w	r9, r7, #0
 8000afc:	bfb4      	ite	lt
 8000afe:	2301      	movlt	r3, #1
 8000b00:	2300      	movge	r3, #0
 8000b02:	6023      	str	r3, [r4, #0]
 8000b04:	4b78      	ldr	r3, [pc, #480]	@ (8000ce8 <_dtoa_r+0x224>)
 8000b06:	bfbc      	itt	lt
 8000b08:	f029 4900 	biclt.w	r9, r9, #2147483648	@ 0x80000000
 8000b0c:	f8cd 901c 	strlt.w	r9, [sp, #28]
 8000b10:	ea33 0309 	bics.w	r3, r3, r9
 8000b14:	f000 80ae 	beq.w	8000c74 <_dtoa_r+0x1b0>
 8000b18:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	4621      	mov	r1, r4
 8000b20:	2200      	movs	r2, #0
 8000b22:	2300      	movs	r3, #0
 8000b24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8000b28:	f004 f8b4 	bl	8004c94 <__aeabi_dcmpeq>
 8000b2c:	4680      	mov	r8, r0
 8000b2e:	b168      	cbz	r0, 8000b4c <_dtoa_r+0x88>
 8000b30:	2301      	movs	r3, #1
 8000b32:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8000b34:	6013      	str	r3, [r2, #0]
 8000b36:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8000b38:	b113      	cbz	r3, 8000b40 <_dtoa_r+0x7c>
 8000b3a:	4b6c      	ldr	r3, [pc, #432]	@ (8000cec <_dtoa_r+0x228>)
 8000b3c:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	4b6b      	ldr	r3, [pc, #428]	@ (8000cf0 <_dtoa_r+0x22c>)
 8000b42:	9308      	str	r3, [sp, #32]
 8000b44:	9808      	ldr	r0, [sp, #32]
 8000b46:	b01d      	add	sp, #116	@ 0x74
 8000b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b4c:	ab1a      	add	r3, sp, #104	@ 0x68
 8000b4e:	9301      	str	r3, [sp, #4]
 8000b50:	ab1b      	add	r3, sp, #108	@ 0x6c
 8000b52:	9300      	str	r3, [sp, #0]
 8000b54:	9803      	ldr	r0, [sp, #12]
 8000b56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000b5a:	f001 feaf 	bl	80028bc <__d2b>
 8000b5e:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8000b62:	4682      	mov	sl, r0
 8000b64:	f040 809c 	bne.w	8000ca0 <_dtoa_r+0x1dc>
 8000b68:	e9dd 851a 	ldrd	r8, r5, [sp, #104]	@ 0x68
 8000b6c:	4445      	add	r5, r8
 8000b6e:	f205 4332 	addw	r3, r5, #1074	@ 0x432
 8000b72:	2b20      	cmp	r3, #32
 8000b74:	f340 8399 	ble.w	80012aa <_dtoa_r+0x7e6>
 8000b78:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000b7c:	fa09 f903 	lsl.w	r9, r9, r3
 8000b80:	f205 4312 	addw	r3, r5, #1042	@ 0x412
 8000b84:	fa26 f303 	lsr.w	r3, r6, r3
 8000b88:	ea49 0003 	orr.w	r0, r9, r3
 8000b8c:	f003 fda0 	bl	80046d0 <__aeabi_ui2d>
 8000b90:	2301      	movs	r3, #1
 8000b92:	3d01      	subs	r5, #1
 8000b94:	9311      	str	r3, [sp, #68]	@ 0x44
 8000b96:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b55      	ldr	r3, [pc, #340]	@ (8000cf4 <_dtoa_r+0x230>)
 8000b9e:	f003 fc59 	bl	8004454 <__aeabi_dsub>
 8000ba2:	a34b      	add	r3, pc, #300	@ (adr r3, 8000cd0 <_dtoa_r+0x20c>)
 8000ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ba8:	f003 fe0c 	bl	80047c4 <__aeabi_dmul>
 8000bac:	a34a      	add	r3, pc, #296	@ (adr r3, 8000cd8 <_dtoa_r+0x214>)
 8000bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb2:	f003 fc51 	bl	8004458 <__adddf3>
 8000bb6:	4606      	mov	r6, r0
 8000bb8:	4628      	mov	r0, r5
 8000bba:	460f      	mov	r7, r1
 8000bbc:	f003 fd98 	bl	80046f0 <__aeabi_i2d>
 8000bc0:	a347      	add	r3, pc, #284	@ (adr r3, 8000ce0 <_dtoa_r+0x21c>)
 8000bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bc6:	f003 fdfd 	bl	80047c4 <__aeabi_dmul>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	460b      	mov	r3, r1
 8000bce:	4630      	mov	r0, r6
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	f003 fc41 	bl	8004458 <__adddf3>
 8000bd6:	4606      	mov	r6, r0
 8000bd8:	460f      	mov	r7, r1
 8000bda:	f004 f8a3 	bl	8004d24 <__aeabi_d2iz>
 8000bde:	2200      	movs	r2, #0
 8000be0:	4604      	mov	r4, r0
 8000be2:	9009      	str	r0, [sp, #36]	@ 0x24
 8000be4:	2300      	movs	r3, #0
 8000be6:	4630      	mov	r0, r6
 8000be8:	4639      	mov	r1, r7
 8000bea:	f004 f85d 	bl	8004ca8 <__aeabi_dcmplt>
 8000bee:	2800      	cmp	r0, #0
 8000bf0:	f040 8334 	bne.w	800125c <_dtoa_r+0x798>
 8000bf4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8000bf6:	eba8 0805 	sub.w	r8, r8, r5
 8000bfa:	2c16      	cmp	r4, #22
 8000bfc:	f108 3bff 	add.w	fp, r8, #4294967295	@ 0xffffffff
 8000c00:	f200 8313 	bhi.w	800122a <_dtoa_r+0x766>
 8000c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8000c08:	4b3b      	ldr	r3, [pc, #236]	@ (8000cf8 <_dtoa_r+0x234>)
 8000c0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8000c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c12:	f004 f849 	bl	8004ca8 <__aeabi_dcmplt>
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d074      	beq.n	8000d04 <_dtoa_r+0x240>
 8000c1a:	1e63      	subs	r3, r4, #1
 8000c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c1e:	2300      	movs	r3, #0
 8000c20:	f1bb 0f00 	cmp.w	fp, #0
 8000c24:	9310      	str	r3, [sp, #64]	@ 0x40
 8000c26:	f2c0 8306 	blt.w	8001236 <_dtoa_r+0x772>
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	da6d      	bge.n	8000d10 <_dtoa_r+0x24c>
 8000c34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000c36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8000c38:	930e      	str	r3, [sp, #56]	@ 0x38
 8000c3a:	1ad2      	subs	r2, r2, r3
 8000c3c:	425b      	negs	r3, r3
 8000c3e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000c40:	2300      	movs	r3, #0
 8000c42:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c44:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8000c46:	920b      	str	r2, [sp, #44]	@ 0x2c
 8000c48:	2b09      	cmp	r3, #9
 8000c4a:	d869      	bhi.n	8000d20 <_dtoa_r+0x25c>
 8000c4c:	2b05      	cmp	r3, #5
 8000c4e:	bfc4      	itt	gt
 8000c50:	3b04      	subgt	r3, #4
 8000c52:	9326      	strgt	r3, [sp, #152]	@ 0x98
 8000c54:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8000c56:	bfc8      	it	gt
 8000c58:	2500      	movgt	r5, #0
 8000c5a:	f1a3 0302 	sub.w	r3, r3, #2
 8000c5e:	bfd8      	it	le
 8000c60:	2501      	movle	r5, #1
 8000c62:	2b03      	cmp	r3, #3
 8000c64:	f200 864c 	bhi.w	8001900 <_dtoa_r+0xe3c>
 8000c68:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000c6c:	0477047a 	.word	0x0477047a
 8000c70:	0450046e 	.word	0x0450046e
 8000c74:	f242 730f 	movw	r3, #9999	@ 0x270f
 8000c78:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8000c7a:	f3c9 0913 	ubfx	r9, r9, #0, #20
 8000c7e:	ea59 0906 	orrs.w	r9, r9, r6
 8000c82:	6013      	str	r3, [r2, #0]
 8000c84:	d11c      	bne.n	8000cc0 <_dtoa_r+0x1fc>
 8000c86:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	f000 862f 	beq.w	80018ec <_dtoa_r+0xe28>
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <_dtoa_r+0x238>)
 8000c90:	9308      	str	r3, [sp, #32]
 8000c92:	3308      	adds	r3, #8
 8000c94:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8000c96:	9808      	ldr	r0, [sp, #32]
 8000c98:	6013      	str	r3, [r2, #0]
 8000c9a:	b01d      	add	sp, #116	@ 0x74
 8000c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ca0:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 8000ca4:	f3c2 0313 	ubfx	r3, r2, #0, #20
 8000ca8:	4608      	mov	r0, r1
 8000caa:	f043 517f 	orr.w	r1, r3, #1069547520	@ 0x3fc00000
 8000cae:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8000cb2:	f2a5 35ff 	subw	r5, r5, #1023	@ 0x3ff
 8000cb6:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8000cba:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8000cbe:	e76c      	b.n	8000b9a <_dtoa_r+0xd6>
 8000cc0:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 83fe 	bne.w	80014c4 <_dtoa_r+0xa00>
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d00 <_dtoa_r+0x23c>)
 8000cca:	9308      	str	r3, [sp, #32]
 8000ccc:	e73a      	b.n	8000b44 <_dtoa_r+0x80>
 8000cce:	bf00      	nop
 8000cd0:	636f4361 	.word	0x636f4361
 8000cd4:	3fd287a7 	.word	0x3fd287a7
 8000cd8:	8b60c8b3 	.word	0x8b60c8b3
 8000cdc:	3fc68a28 	.word	0x3fc68a28
 8000ce0:	509f79fb 	.word	0x509f79fb
 8000ce4:	3fd34413 	.word	0x3fd34413
 8000ce8:	7ff00000 	.word	0x7ff00000
 8000cec:	08007c9d 	.word	0x08007c9d
 8000cf0:	08007c9c 	.word	0x08007c9c
 8000cf4:	3ff80000 	.word	0x3ff80000
 8000cf8:	08007a30 	.word	0x08007a30
 8000cfc:	08007ca0 	.word	0x08007ca0
 8000d00:	08007cac 	.word	0x08007cac
 8000d04:	f1b8 0f00 	cmp.w	r8, #0
 8000d08:	f340 84af 	ble.w	800166a <_dtoa_r+0xba6>
 8000d0c:	9010      	str	r0, [sp, #64]	@ 0x40
 8000d0e:	900b      	str	r0, [sp, #44]	@ 0x2c
 8000d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000d12:	449b      	add	fp, r3
 8000d14:	930e      	str	r3, [sp, #56]	@ 0x38
 8000d16:	2300      	movs	r3, #0
 8000d18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000d1a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8000d1c:	2b09      	cmp	r3, #9
 8000d1e:	d995      	bls.n	8000c4c <_dtoa_r+0x188>
 8000d20:	2300      	movs	r3, #0
 8000d22:	9326      	str	r3, [sp, #152]	@ 0x98
 8000d24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d28:	2501      	movs	r5, #1
 8000d2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	950c      	str	r5, [sp, #48]	@ 0x30
 8000d30:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000d32:	2100      	movs	r1, #0
 8000d34:	9b03      	ldr	r3, [sp, #12]
 8000d36:	69db      	ldr	r3, [r3, #28]
 8000d38:	6059      	str	r1, [r3, #4]
 8000d3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000d3c:	9318      	str	r3, [sp, #96]	@ 0x60
 8000d3e:	9803      	ldr	r0, [sp, #12]
 8000d40:	f001 f958 	bl	8001ff4 <_Balloc>
 8000d44:	9008      	str	r0, [sp, #32]
 8000d46:	2800      	cmp	r0, #0
 8000d48:	f000 85e3 	beq.w	8001912 <_dtoa_r+0xe4e>
 8000d4c:	9b03      	ldr	r3, [sp, #12]
 8000d4e:	9a08      	ldr	r2, [sp, #32]
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000d56:	2b0e      	cmp	r3, #14
 8000d58:	f200 810d 	bhi.w	8000f76 <_dtoa_r+0x4b2>
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	f000 810a 	beq.w	8000f76 <_dtoa_r+0x4b2>
 8000d62:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8000d64:	2900      	cmp	r1, #0
 8000d66:	f340 844e 	ble.w	8001606 <_dtoa_r+0xb42>
 8000d6a:	4bae      	ldr	r3, [pc, #696]	@ (8001024 <_dtoa_r+0x560>)
 8000d6c:	f001 020f 	and.w	r2, r1, #15
 8000d70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000d74:	460a      	mov	r2, r1
 8000d76:	e9d3 6700 	ldrd	r6, r7, [r3]
 8000d7a:	05d2      	lsls	r2, r2, #23
 8000d7c:	ea4f 1521 	mov.w	r5, r1, asr #4
 8000d80:	f140 8410 	bpl.w	80015a4 <_dtoa_r+0xae0>
 8000d84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8000d88:	4ba7      	ldr	r3, [pc, #668]	@ (8001028 <_dtoa_r+0x564>)
 8000d8a:	f04f 0903 	mov.w	r9, #3
 8000d8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000d92:	f003 fe41 	bl	8004a18 <__aeabi_ddiv>
 8000d96:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8000d9a:	f005 050f 	and.w	r5, r5, #15
 8000d9e:	b18d      	cbz	r5, 8000dc4 <_dtoa_r+0x300>
 8000da0:	f8df 8284 	ldr.w	r8, [pc, #644]	@ 8001028 <_dtoa_r+0x564>
 8000da4:	07eb      	lsls	r3, r5, #31
 8000da6:	d509      	bpl.n	8000dbc <_dtoa_r+0x2f8>
 8000da8:	e9d8 2300 	ldrd	r2, r3, [r8]
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f003 fd08 	bl	80047c4 <__aeabi_dmul>
 8000db4:	4606      	mov	r6, r0
 8000db6:	460f      	mov	r7, r1
 8000db8:	f109 0901 	add.w	r9, r9, #1
 8000dbc:	106d      	asrs	r5, r5, #1
 8000dbe:	f108 0808 	add.w	r8, r8, #8
 8000dc2:	d1ef      	bne.n	8000da4 <_dtoa_r+0x2e0>
 8000dc4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 8000dc8:	463b      	mov	r3, r7
 8000dca:	4632      	mov	r2, r6
 8000dcc:	f003 fe24 	bl	8004a18 <__aeabi_ddiv>
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	4688      	mov	r8, r1
 8000dd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000dd6:	b143      	cbz	r3, 8000dea <_dtoa_r+0x326>
 8000dd8:	2200      	movs	r2, #0
 8000dda:	4638      	mov	r0, r7
 8000ddc:	4641      	mov	r1, r8
 8000dde:	4b93      	ldr	r3, [pc, #588]	@ (800102c <_dtoa_r+0x568>)
 8000de0:	f003 ff62 	bl	8004ca8 <__aeabi_dcmplt>
 8000de4:	2800      	cmp	r0, #0
 8000de6:	f040 8512 	bne.w	800180e <_dtoa_r+0xd4a>
 8000dea:	4648      	mov	r0, r9
 8000dec:	f003 fc80 	bl	80046f0 <__aeabi_i2d>
 8000df0:	463a      	mov	r2, r7
 8000df2:	4643      	mov	r3, r8
 8000df4:	f003 fce6 	bl	80047c4 <__aeabi_dmul>
 8000df8:	4b8d      	ldr	r3, [pc, #564]	@ (8001030 <_dtoa_r+0x56c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f003 fb2c 	bl	8004458 <__adddf3>
 8000e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000e02:	4604      	mov	r4, r0
 8000e04:	f1a1 7550 	sub.w	r5, r1, #54525952	@ 0x3400000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f000 809d 	beq.w	8000f48 <_dtoa_r+0x484>
 8000e0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000e10:	9319      	str	r3, [sp, #100]	@ 0x64
 8000e12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000e14:	9312      	str	r3, [sp, #72]	@ 0x48
 8000e16:	4641      	mov	r1, r8
 8000e18:	4638      	mov	r0, r7
 8000e1a:	f003 ff83 	bl	8004d24 <__aeabi_d2iz>
 8000e1e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8000e20:	4b80      	ldr	r3, [pc, #512]	@ (8001024 <_dtoa_r+0x560>)
 8000e22:	e9cd 4514 	strd	r4, r5, [sp, #80]	@ 0x50
 8000e26:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000e2a:	e953 3402 	ldrd	r3, r4, [r3, #-8]
 8000e2e:	4605      	mov	r5, r0
 8000e30:	e9cd 3416 	strd	r3, r4, [sp, #88]	@ 0x58
 8000e34:	f003 fc5c 	bl	80046f0 <__aeabi_i2d>
 8000e38:	460b      	mov	r3, r1
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	4641      	mov	r1, r8
 8000e3e:	4638      	mov	r0, r7
 8000e40:	f003 fb08 	bl	8004454 <__aeabi_dsub>
 8000e44:	9f08      	ldr	r7, [sp, #32]
 8000e46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000e48:	3530      	adds	r5, #48	@ 0x30
 8000e4a:	1c7e      	adds	r6, r7, #1
 8000e4c:	b2ec      	uxtb	r4, r5
 8000e4e:	4680      	mov	r8, r0
 8000e50:	4689      	mov	r9, r1
 8000e52:	4635      	mov	r5, r6
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	f000 846b 	beq.w	8001730 <_dtoa_r+0xc6c>
 8000e5a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	@ 0x58
 8000e5e:	2000      	movs	r0, #0
 8000e60:	4974      	ldr	r1, [pc, #464]	@ (8001034 <_dtoa_r+0x570>)
 8000e62:	f003 fdd9 	bl	8004a18 <__aeabi_ddiv>
 8000e66:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8000e6a:	f003 faf3 	bl	8004454 <__aeabi_dsub>
 8000e6e:	703c      	strb	r4, [r7, #0]
 8000e70:	4642      	mov	r2, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	4604      	mov	r4, r0
 8000e76:	460d      	mov	r5, r1
 8000e78:	f003 ff34 	bl	8004ce4 <__aeabi_dcmpgt>
 8000e7c:	2800      	cmp	r0, #0
 8000e7e:	f040 84b9 	bne.w	80017f4 <_dtoa_r+0xd30>
 8000e82:	f8cd b058 	str.w	fp, [sp, #88]	@ 0x58
 8000e86:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8000e8a:	46ab      	mov	fp, r5
 8000e8c:	2700      	movs	r7, #0
 8000e8e:	46a2      	mov	sl, r4
 8000e90:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8000e92:	e02a      	b.n	8000eea <_dtoa_r+0x426>
 8000e94:	3701      	adds	r7, #1
 8000e96:	42af      	cmp	r7, r5
 8000e98:	f280 8501 	bge.w	800189e <_dtoa_r+0xdda>
 8000e9c:	4650      	mov	r0, sl
 8000e9e:	4659      	mov	r1, fp
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	4b65      	ldr	r3, [pc, #404]	@ (8001038 <_dtoa_r+0x574>)
 8000ea4:	f003 fc8e 	bl	80047c4 <__aeabi_dmul>
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4b63      	ldr	r3, [pc, #396]	@ (8001038 <_dtoa_r+0x574>)
 8000eac:	4682      	mov	sl, r0
 8000eae:	468b      	mov	fp, r1
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	4649      	mov	r1, r9
 8000eb4:	f003 fc86 	bl	80047c4 <__aeabi_dmul>
 8000eb8:	4689      	mov	r9, r1
 8000eba:	4680      	mov	r8, r0
 8000ebc:	f003 ff32 	bl	8004d24 <__aeabi_d2iz>
 8000ec0:	4604      	mov	r4, r0
 8000ec2:	f003 fc15 	bl	80046f0 <__aeabi_i2d>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	460b      	mov	r3, r1
 8000eca:	4640      	mov	r0, r8
 8000ecc:	4649      	mov	r1, r9
 8000ece:	f003 fac1 	bl	8004454 <__aeabi_dsub>
 8000ed2:	3430      	adds	r4, #48	@ 0x30
 8000ed4:	4652      	mov	r2, sl
 8000ed6:	465b      	mov	r3, fp
 8000ed8:	f806 4b01 	strb.w	r4, [r6], #1
 8000edc:	4680      	mov	r8, r0
 8000ede:	4689      	mov	r9, r1
 8000ee0:	f003 fee2 	bl	8004ca8 <__aeabi_dcmplt>
 8000ee4:	2800      	cmp	r0, #0
 8000ee6:	f040 84d7 	bne.w	8001898 <_dtoa_r+0xdd4>
 8000eea:	4642      	mov	r2, r8
 8000eec:	464b      	mov	r3, r9
 8000eee:	2000      	movs	r0, #0
 8000ef0:	494e      	ldr	r1, [pc, #312]	@ (800102c <_dtoa_r+0x568>)
 8000ef2:	f003 faaf 	bl	8004454 <__aeabi_dsub>
 8000ef6:	4652      	mov	r2, sl
 8000ef8:	465b      	mov	r3, fp
 8000efa:	f003 fed5 	bl	8004ca8 <__aeabi_dcmplt>
 8000efe:	2800      	cmp	r0, #0
 8000f00:	d0c8      	beq.n	8000e94 <_dtoa_r+0x3d0>
 8000f02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8000f04:	4637      	mov	r7, r6
 8000f06:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8000f0a:	9a08      	ldr	r2, [sp, #32]
 8000f0c:	f103 0801 	add.w	r8, r3, #1
 8000f10:	e002      	b.n	8000f18 <_dtoa_r+0x454>
 8000f12:	4297      	cmp	r7, r2
 8000f14:	f000 84a1 	beq.w	800185a <_dtoa_r+0xd96>
 8000f18:	463e      	mov	r6, r7
 8000f1a:	f817 3d01 	ldrb.w	r3, [r7, #-1]!
 8000f1e:	2b39      	cmp	r3, #57	@ 0x39
 8000f20:	d0f7      	beq.n	8000f12 <_dtoa_r+0x44e>
 8000f22:	3301      	adds	r3, #1
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	4645      	mov	r5, r8
 8000f28:	703b      	strb	r3, [r7, #0]
 8000f2a:	e16d      	b.n	8001208 <_dtoa_r+0x744>
 8000f2c:	4648      	mov	r0, r9
 8000f2e:	f003 fbdf 	bl	80046f0 <__aeabi_i2d>
 8000f32:	463a      	mov	r2, r7
 8000f34:	4643      	mov	r3, r8
 8000f36:	f003 fc45 	bl	80047c4 <__aeabi_dmul>
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4b3c      	ldr	r3, [pc, #240]	@ (8001030 <_dtoa_r+0x56c>)
 8000f3e:	f003 fa8b 	bl	8004458 <__adddf3>
 8000f42:	4604      	mov	r4, r0
 8000f44:	f1a1 7550 	sub.w	r5, r1, #54525952	@ 0x3400000
 8000f48:	4638      	mov	r0, r7
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800103c <_dtoa_r+0x578>)
 8000f4e:	4641      	mov	r1, r8
 8000f50:	f003 fa80 	bl	8004454 <__aeabi_dsub>
 8000f54:	4622      	mov	r2, r4
 8000f56:	462b      	mov	r3, r5
 8000f58:	4606      	mov	r6, r0
 8000f5a:	460f      	mov	r7, r1
 8000f5c:	f003 fec2 	bl	8004ce4 <__aeabi_dcmpgt>
 8000f60:	2800      	cmp	r0, #0
 8000f62:	f040 8489 	bne.w	8001878 <_dtoa_r+0xdb4>
 8000f66:	4630      	mov	r0, r6
 8000f68:	4639      	mov	r1, r7
 8000f6a:	4622      	mov	r2, r4
 8000f6c:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8000f70:	f003 fe9a 	bl	8004ca8 <__aeabi_dcmplt>
 8000f74:	bb28      	cbnz	r0, 8000fc2 <_dtoa_r+0x4fe>
 8000f76:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	f2c0 8091 	blt.w	80010a0 <_dtoa_r+0x5dc>
 8000f7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8000f80:	2a0e      	cmp	r2, #14
 8000f82:	f300 808d 	bgt.w	80010a0 <_dtoa_r+0x5dc>
 8000f86:	4b27      	ldr	r3, [pc, #156]	@ (8001024 <_dtoa_r+0x560>)
 8000f88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8000f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000f8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000f92:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8000f96:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	da19      	bge.n	8000fd0 <_dtoa_r+0x50c>
 8000f9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	dc16      	bgt.n	8000fd0 <_dtoa_r+0x50c>
 8000fa2:	d10e      	bne.n	8000fc2 <_dtoa_r+0x4fe>
 8000fa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4b24      	ldr	r3, [pc, #144]	@ (800103c <_dtoa_r+0x578>)
 8000fac:	f003 fc0a 	bl	80047c4 <__aeabi_dmul>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8000fb8:	f003 fe80 	bl	8004cbc <__aeabi_dcmple>
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	f000 845b 	beq.w	8001878 <_dtoa_r+0xdb4>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	461f      	mov	r7, r3
 8000fc6:	9e08      	ldr	r6, [sp, #32]
 8000fc8:	9304      	str	r3, [sp, #16]
 8000fca:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8000fcc:	43dd      	mvns	r5, r3
 8000fce:	e240      	b.n	8001452 <_dtoa_r+0x98e>
 8000fd0:	9b08      	ldr	r3, [sp, #32]
 8000fd2:	1c5d      	adds	r5, r3, #1
 8000fd4:	e9dd 7806 	ldrd	r7, r8, [sp, #24]
 8000fd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8000fdc:	463a      	mov	r2, r7
 8000fde:	4643      	mov	r3, r8
 8000fe0:	f003 fd1a 	bl	8004a18 <__aeabi_ddiv>
 8000fe4:	f003 fe9e 	bl	8004d24 <__aeabi_d2iz>
 8000fe8:	4606      	mov	r6, r0
 8000fea:	f003 fb81 	bl	80046f0 <__aeabi_i2d>
 8000fee:	463a      	mov	r2, r7
 8000ff0:	4643      	mov	r3, r8
 8000ff2:	f003 fbe7 	bl	80047c4 <__aeabi_dmul>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8000ffe:	f003 fa29 	bl	8004454 <__aeabi_dsub>
 8001002:	9a08      	ldr	r2, [sp, #32]
 8001004:	f106 0330 	add.w	r3, r6, #48	@ 0x30
 8001008:	7013      	strb	r3, [r2, #0]
 800100a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800100c:	462f      	mov	r7, r5
 800100e:	2b01      	cmp	r3, #1
 8001010:	f000 8336 	beq.w	8001680 <_dtoa_r+0xbbc>
 8001014:	2501      	movs	r5, #1
 8001016:	f8cd a010 	str.w	sl, [sp, #16]
 800101a:	46a8      	mov	r8, r5
 800101c:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8001020:	4699      	mov	r9, r3
 8001022:	e02b      	b.n	800107c <_dtoa_r+0x5b8>
 8001024:	08007a30 	.word	0x08007a30
 8001028:	08007b20 	.word	0x08007b20
 800102c:	3ff00000 	.word	0x3ff00000
 8001030:	401c0000 	.word	0x401c0000
 8001034:	3fe00000 	.word	0x3fe00000
 8001038:	40240000 	.word	0x40240000
 800103c:	40140000 	.word	0x40140000
 8001040:	4652      	mov	r2, sl
 8001042:	465b      	mov	r3, fp
 8001044:	4620      	mov	r0, r4
 8001046:	4629      	mov	r1, r5
 8001048:	f003 fce6 	bl	8004a18 <__aeabi_ddiv>
 800104c:	f003 fe6a 	bl	8004d24 <__aeabi_d2iz>
 8001050:	4606      	mov	r6, r0
 8001052:	f003 fb4d 	bl	80046f0 <__aeabi_i2d>
 8001056:	4652      	mov	r2, sl
 8001058:	465b      	mov	r3, fp
 800105a:	f003 fbb3 	bl	80047c4 <__aeabi_dmul>
 800105e:	f108 0801 	add.w	r8, r8, #1
 8001062:	460b      	mov	r3, r1
 8001064:	4602      	mov	r2, r0
 8001066:	4629      	mov	r1, r5
 8001068:	4620      	mov	r0, r4
 800106a:	f003 f9f3 	bl	8004454 <__aeabi_dsub>
 800106e:	f106 0330 	add.w	r3, r6, #48	@ 0x30
 8001072:	45c8      	cmp	r8, r9
 8001074:	f807 3b01 	strb.w	r3, [r7], #1
 8001078:	f000 8300 	beq.w	800167c <_dtoa_r+0xbb8>
 800107c:	2200      	movs	r2, #0
 800107e:	4b8d      	ldr	r3, [pc, #564]	@ (80012b4 <_dtoa_r+0x7f0>)
 8001080:	f003 fba0 	bl	80047c4 <__aeabi_dmul>
 8001084:	2200      	movs	r2, #0
 8001086:	2300      	movs	r3, #0
 8001088:	4604      	mov	r4, r0
 800108a:	460d      	mov	r5, r1
 800108c:	f003 fe02 	bl	8004c94 <__aeabi_dcmpeq>
 8001090:	2800      	cmp	r0, #0
 8001092:	d0d5      	beq.n	8001040 <_dtoa_r+0x57c>
 8001094:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8001096:	463e      	mov	r6, r7
 8001098:	f8dd a010 	ldr.w	sl, [sp, #16]
 800109c:	3501      	adds	r5, #1
 800109e:	e0b3      	b.n	8001208 <_dtoa_r+0x744>
 80010a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80010a2:	2a00      	cmp	r2, #0
 80010a4:	f040 80ee 	bne.w	8001284 <_dtoa_r+0x7c0>
 80010a8:	2300      	movs	r3, #0
 80010aa:	461f      	mov	r7, r3
 80010ac:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80010ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80010b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80010b2:	b165      	cbz	r5, 80010ce <_dtoa_r+0x60a>
 80010b4:	f1bb 0f00 	cmp.w	fp, #0
 80010b8:	dd09      	ble.n	80010ce <_dtoa_r+0x60a>
 80010ba:	455d      	cmp	r5, fp
 80010bc:	462b      	mov	r3, r5
 80010be:	bfa8      	it	ge
 80010c0:	465b      	movge	r3, fp
 80010c2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80010c4:	1aed      	subs	r5, r5, r3
 80010c6:	1ad2      	subs	r2, r2, r3
 80010c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80010ca:	ebab 0b03 	sub.w	fp, fp, r3
 80010ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80010d0:	b153      	cbz	r3, 80010e8 <_dtoa_r+0x624>
 80010d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80010d4:	b113      	cbz	r3, 80010dc <_dtoa_r+0x618>
 80010d6:	2e00      	cmp	r6, #0
 80010d8:	f040 830b 	bne.w	80016f2 <_dtoa_r+0xc2e>
 80010dc:	4651      	mov	r1, sl
 80010de:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80010e0:	9803      	ldr	r0, [sp, #12]
 80010e2:	f001 f9a9 	bl	8002438 <__pow5mult>
 80010e6:	4682      	mov	sl, r0
 80010e8:	2101      	movs	r1, #1
 80010ea:	9803      	ldr	r0, [sp, #12]
 80010ec:	f001 f8dc 	bl	80022a8 <__i2b>
 80010f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80010f2:	9004      	str	r0, [sp, #16]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f040 81d0 	bne.w	800149a <_dtoa_r+0x9d6>
 80010fa:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	f340 81e6 	ble.w	80014ce <_dtoa_r+0xa0a>
 8001102:	2001      	movs	r0, #1
 8001104:	4458      	add	r0, fp
 8001106:	f010 001f 	ands.w	r0, r0, #31
 800110a:	f000 80b4 	beq.w	8001276 <_dtoa_r+0x7b2>
 800110e:	f1c0 0320 	rsb	r3, r0, #32
 8001112:	2b04      	cmp	r3, #4
 8001114:	f340 81f5 	ble.w	8001502 <_dtoa_r+0xa3e>
 8001118:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800111a:	f1c0 001c 	rsb	r0, r0, #28
 800111e:	4403      	add	r3, r0
 8001120:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001122:	4405      	add	r5, r0
 8001124:	4483      	add	fp, r0
 8001126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001128:	2b00      	cmp	r3, #0
 800112a:	dd05      	ble.n	8001138 <_dtoa_r+0x674>
 800112c:	4651      	mov	r1, sl
 800112e:	461a      	mov	r2, r3
 8001130:	9803      	ldr	r0, [sp, #12]
 8001132:	f001 f9f1 	bl	8002518 <__lshift>
 8001136:	4682      	mov	sl, r0
 8001138:	f1bb 0f00 	cmp.w	fp, #0
 800113c:	dd05      	ble.n	800114a <_dtoa_r+0x686>
 800113e:	e9dd 0103 	ldrd	r0, r1, [sp, #12]
 8001142:	465a      	mov	r2, fp
 8001144:	f001 f9e8 	bl	8002518 <__lshift>
 8001148:	9004      	str	r0, [sp, #16]
 800114a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800114c:	2b00      	cmp	r3, #0
 800114e:	f040 8189 	bne.w	8001464 <_dtoa_r+0x9a0>
 8001152:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001154:	2b00      	cmp	r3, #0
 8001156:	f340 8161 	ble.w	800141c <_dtoa_r+0x958>
 800115a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800115c:	2b00      	cmp	r3, #0
 800115e:	f040 80b8 	bne.w	80012d2 <_dtoa_r+0x80e>
 8001162:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8001164:	3501      	adds	r5, #1
 8001166:	2601      	movs	r6, #1
 8001168:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800116c:	9c04      	ldr	r4, [sp, #16]
 800116e:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 8001172:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8001176:	e007      	b.n	8001188 <_dtoa_r+0x6c4>
 8001178:	4651      	mov	r1, sl
 800117a:	2300      	movs	r3, #0
 800117c:	220a      	movs	r2, #10
 800117e:	4648      	mov	r0, r9
 8001180:	f000 ff9c 	bl	80020bc <__multadd>
 8001184:	4682      	mov	sl, r0
 8001186:	3601      	adds	r6, #1
 8001188:	4621      	mov	r1, r4
 800118a:	4650      	mov	r0, sl
 800118c:	f7ff fbfc 	bl	8000988 <quorem>
 8001190:	45b3      	cmp	fp, r6
 8001192:	f100 0030 	add.w	r0, r0, #48	@ 0x30
 8001196:	f808 0b01 	strb.w	r0, [r8], #1
 800119a:	dced      	bgt.n	8001178 <_dtoa_r+0x6b4>
 800119c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800119e:	4681      	mov	r9, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	bfcc      	ite	gt
 80011a4:	461e      	movgt	r6, r3
 80011a6:	2601      	movle	r6, #1
 80011a8:	2400      	movs	r4, #0
 80011aa:	9b08      	ldr	r3, [sp, #32]
 80011ac:	eb03 0b06 	add.w	fp, r3, r6
 80011b0:	4651      	mov	r1, sl
 80011b2:	2201      	movs	r2, #1
 80011b4:	9803      	ldr	r0, [sp, #12]
 80011b6:	f001 f9af 	bl	8002518 <__lshift>
 80011ba:	9904      	ldr	r1, [sp, #16]
 80011bc:	4682      	mov	sl, r0
 80011be:	f001 fa1f 	bl	8002600 <__mcmp>
 80011c2:	2800      	cmp	r0, #0
 80011c4:	f340 8202 	ble.w	80015cc <_dtoa_r+0xb08>
 80011c8:	9a08      	ldr	r2, [sp, #32]
 80011ca:	e002      	b.n	80011d2 <_dtoa_r+0x70e>
 80011cc:	4593      	cmp	fp, r2
 80011ce:	f000 8215 	beq.w	80015fc <_dtoa_r+0xb38>
 80011d2:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 80011d6:	465e      	mov	r6, fp
 80011d8:	2b39      	cmp	r3, #57	@ 0x39
 80011da:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80011de:	d0f5      	beq.n	80011cc <_dtoa_r+0x708>
 80011e0:	3301      	adds	r3, #1
 80011e2:	f88b 3000 	strb.w	r3, [fp]
 80011e6:	e9dd 8103 	ldrd	r8, r1, [sp, #12]
 80011ea:	4640      	mov	r0, r8
 80011ec:	f000 ff42 	bl	8002074 <_Bfree>
 80011f0:	b157      	cbz	r7, 8001208 <_dtoa_r+0x744>
 80011f2:	b12c      	cbz	r4, 8001200 <_dtoa_r+0x73c>
 80011f4:	42bc      	cmp	r4, r7
 80011f6:	d003      	beq.n	8001200 <_dtoa_r+0x73c>
 80011f8:	4621      	mov	r1, r4
 80011fa:	4640      	mov	r0, r8
 80011fc:	f000 ff3a 	bl	8002074 <_Bfree>
 8001200:	4639      	mov	r1, r7
 8001202:	9803      	ldr	r0, [sp, #12]
 8001204:	f000 ff36 	bl	8002074 <_Bfree>
 8001208:	4651      	mov	r1, sl
 800120a:	9803      	ldr	r0, [sp, #12]
 800120c:	f000 ff32 	bl	8002074 <_Bfree>
 8001210:	2300      	movs	r3, #0
 8001212:	7033      	strb	r3, [r6, #0]
 8001214:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8001216:	601d      	str	r5, [r3, #0]
 8001218:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800121a:	2b00      	cmp	r3, #0
 800121c:	f43f ac92 	beq.w	8000b44 <_dtoa_r+0x80>
 8001220:	9808      	ldr	r0, [sp, #32]
 8001222:	601e      	str	r6, [r3, #0]
 8001224:	b01d      	add	sp, #116	@ 0x74
 8001226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800122a:	2301      	movs	r3, #1
 800122c:	f1bb 0f00 	cmp.w	fp, #0
 8001230:	9310      	str	r3, [sp, #64]	@ 0x40
 8001232:	f6bf acfa 	bge.w	8000c2a <_dtoa_r+0x166>
 8001236:	f1c8 0301 	rsb	r3, r8, #1
 800123a:	f04f 0b00 	mov.w	fp, #0
 800123e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001240:	e4f5      	b.n	8000c2e <_dtoa_r+0x16a>
 8001242:	2010      	movs	r0, #16
 8001244:	f000 fc18 	bl	8001a78 <malloc>
 8001248:	9b03      	ldr	r3, [sp, #12]
 800124a:	61d8      	str	r0, [r3, #28]
 800124c:	2800      	cmp	r0, #0
 800124e:	f000 8351 	beq.w	80018f4 <_dtoa_r+0xe30>
 8001252:	e9c0 5500 	strd	r5, r5, [r0]
 8001256:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800125a:	e44d      	b.n	8000af8 <_dtoa_r+0x34>
 800125c:	4620      	mov	r0, r4
 800125e:	f003 fa47 	bl	80046f0 <__aeabi_i2d>
 8001262:	4632      	mov	r2, r6
 8001264:	463b      	mov	r3, r7
 8001266:	f003 fd15 	bl	8004c94 <__aeabi_dcmpeq>
 800126a:	2800      	cmp	r0, #0
 800126c:	f47f acc2 	bne.w	8000bf4 <_dtoa_r+0x130>
 8001270:	1e63      	subs	r3, r4, #1
 8001272:	9309      	str	r3, [sp, #36]	@ 0x24
 8001274:	e4be      	b.n	8000bf4 <_dtoa_r+0x130>
 8001276:	231c      	movs	r3, #28
 8001278:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800127a:	441d      	add	r5, r3
 800127c:	441a      	add	r2, r3
 800127e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8001280:	449b      	add	fp, r3
 8001282:	e750      	b.n	8001126 <_dtoa_r+0x662>
 8001284:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8001286:	2a01      	cmp	r2, #1
 8001288:	f340 81ab 	ble.w	80015e2 <_dtoa_r+0xb1e>
 800128c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800128e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001290:	1e56      	subs	r6, r2, #1
 8001292:	42b3      	cmp	r3, r6
 8001294:	f2c0 8167 	blt.w	8001566 <_dtoa_r+0xaa2>
 8001298:	2a00      	cmp	r2, #0
 800129a:	eba3 0606 	sub.w	r6, r3, r6
 800129e:	f280 82ef 	bge.w	8001880 <_dtoa_r+0xdbc>
 80012a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80012a6:	1a9d      	subs	r5, r3, r2
 80012a8:	e16a      	b.n	8001580 <_dtoa_r+0xabc>
 80012aa:	f1c3 0320 	rsb	r3, r3, #32
 80012ae:	fa06 f003 	lsl.w	r0, r6, r3
 80012b2:	e46b      	b.n	8000b8c <_dtoa_r+0xc8>
 80012b4:	40240000 	.word	0x40240000
 80012b8:	4639      	mov	r1, r7
 80012ba:	2300      	movs	r3, #0
 80012bc:	220a      	movs	r2, #10
 80012be:	9803      	ldr	r0, [sp, #12]
 80012c0:	f000 fefc 	bl	80020bc <__multadd>
 80012c4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80012c6:	4607      	mov	r7, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f340 8302 	ble.w	80018d2 <_dtoa_r+0xe0e>
 80012ce:	960e      	str	r6, [sp, #56]	@ 0x38
 80012d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80012d2:	2d00      	cmp	r5, #0
 80012d4:	dd05      	ble.n	80012e2 <_dtoa_r+0x81e>
 80012d6:	4639      	mov	r1, r7
 80012d8:	462a      	mov	r2, r5
 80012da:	9803      	ldr	r0, [sp, #12]
 80012dc:	f001 f91c 	bl	8002518 <__lshift>
 80012e0:	4607      	mov	r7, r0
 80012e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f040 81e8 	bne.w	80016ba <_dtoa_r+0xbf6>
 80012ea:	46b8      	mov	r8, r7
 80012ec:	9b08      	ldr	r3, [sp, #32]
 80012ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80012f0:	461e      	mov	r6, r3
 80012f2:	3b01      	subs	r3, #1
 80012f4:	441c      	add	r4, r3
 80012f6:	9b06      	ldr	r3, [sp, #24]
 80012f8:	f003 0301 	and.w	r3, r3, #1
 80012fc:	e9cd 430a 	strd	r4, r3, [sp, #40]	@ 0x28
 8001300:	9c03      	ldr	r4, [sp, #12]
 8001302:	9904      	ldr	r1, [sp, #16]
 8001304:	4650      	mov	r0, sl
 8001306:	f7ff fb3f 	bl	8000988 <quorem>
 800130a:	4639      	mov	r1, r7
 800130c:	4683      	mov	fp, r0
 800130e:	4650      	mov	r0, sl
 8001310:	f001 f976 	bl	8002600 <__mcmp>
 8001314:	9904      	ldr	r1, [sp, #16]
 8001316:	4605      	mov	r5, r0
 8001318:	4642      	mov	r2, r8
 800131a:	4620      	mov	r0, r4
 800131c:	f001 f990 	bl	8002640 <__mdiff>
 8001320:	68c3      	ldr	r3, [r0, #12]
 8001322:	4601      	mov	r1, r0
 8001324:	f10b 0930 	add.w	r9, fp, #48	@ 0x30
 8001328:	bbab      	cbnz	r3, 8001396 <_dtoa_r+0x8d2>
 800132a:	9009      	str	r0, [sp, #36]	@ 0x24
 800132c:	4650      	mov	r0, sl
 800132e:	f001 f967 	bl	8002600 <__mcmp>
 8001332:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8001334:	9009      	str	r0, [sp, #36]	@ 0x24
 8001336:	4620      	mov	r0, r4
 8001338:	f000 fe9c 	bl	8002074 <_Bfree>
 800133c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800133e:	2a00      	cmp	r2, #0
 8001340:	d154      	bne.n	80013ec <_dtoa_r+0x928>
 8001342:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8001344:	b91b      	cbnz	r3, 800134e <_dtoa_r+0x88a>
 8001346:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001348:	2b00      	cmp	r3, #0
 800134a:	f000 82ae 	beq.w	80018aa <_dtoa_r+0xde6>
 800134e:	2d00      	cmp	r5, #0
 8001350:	db3f      	blt.n	80013d2 <_dtoa_r+0x90e>
 8001352:	46b3      	mov	fp, r6
 8001354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001356:	f80b 9b01 	strb.w	r9, [fp], #1
 800135a:	42b3      	cmp	r3, r6
 800135c:	f000 81c4 	beq.w	80016e8 <_dtoa_r+0xc24>
 8001360:	4651      	mov	r1, sl
 8001362:	2300      	movs	r3, #0
 8001364:	220a      	movs	r2, #10
 8001366:	4620      	mov	r0, r4
 8001368:	f000 fea8 	bl	80020bc <__multadd>
 800136c:	4547      	cmp	r7, r8
 800136e:	4682      	mov	sl, r0
 8001370:	4639      	mov	r1, r7
 8001372:	f04f 0300 	mov.w	r3, #0
 8001376:	f04f 020a 	mov.w	r2, #10
 800137a:	4620      	mov	r0, r4
 800137c:	d030      	beq.n	80013e0 <_dtoa_r+0x91c>
 800137e:	f000 fe9d 	bl	80020bc <__multadd>
 8001382:	4641      	mov	r1, r8
 8001384:	2300      	movs	r3, #0
 8001386:	220a      	movs	r2, #10
 8001388:	4607      	mov	r7, r0
 800138a:	4620      	mov	r0, r4
 800138c:	f000 fe96 	bl	80020bc <__multadd>
 8001390:	465e      	mov	r6, fp
 8001392:	4680      	mov	r8, r0
 8001394:	e7b5      	b.n	8001302 <_dtoa_r+0x83e>
 8001396:	9803      	ldr	r0, [sp, #12]
 8001398:	f000 fe6c 	bl	8002074 <_Bfree>
 800139c:	2d00      	cmp	r5, #0
 800139e:	db06      	blt.n	80013ae <_dtoa_r+0x8ea>
 80013a0:	9b06      	ldr	r3, [sp, #24]
 80013a2:	f003 0201 	and.w	r2, r3, #1
 80013a6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80013a8:	431d      	orrs	r5, r3
 80013aa:	432a      	orrs	r2, r5
 80013ac:	d129      	bne.n	8001402 <_dtoa_r+0x93e>
 80013ae:	4651      	mov	r1, sl
 80013b0:	2201      	movs	r2, #1
 80013b2:	9803      	ldr	r0, [sp, #12]
 80013b4:	f001 f8b0 	bl	8002518 <__lshift>
 80013b8:	9904      	ldr	r1, [sp, #16]
 80013ba:	4682      	mov	sl, r0
 80013bc:	f001 f920 	bl	8002600 <__mcmp>
 80013c0:	2800      	cmp	r0, #0
 80013c2:	f340 80f7 	ble.w	80015b4 <_dtoa_r+0xaf0>
 80013c6:	f1b9 0f39 	cmp.w	r9, #57	@ 0x39
 80013ca:	f000 824b 	beq.w	8001864 <_dtoa_r+0xda0>
 80013ce:	f10b 0931 	add.w	r9, fp, #49	@ 0x31
 80013d2:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80013d4:	463c      	mov	r4, r7
 80013d6:	3501      	adds	r5, #1
 80013d8:	4647      	mov	r7, r8
 80013da:	f806 9b01 	strb.w	r9, [r6], #1
 80013de:	e702      	b.n	80011e6 <_dtoa_r+0x722>
 80013e0:	f000 fe6c 	bl	80020bc <__multadd>
 80013e4:	465e      	mov	r6, fp
 80013e6:	4607      	mov	r7, r0
 80013e8:	4680      	mov	r8, r0
 80013ea:	e78a      	b.n	8001302 <_dtoa_r+0x83e>
 80013ec:	2d00      	cmp	r5, #0
 80013ee:	f2c0 82a2 	blt.w	8001936 <_dtoa_r+0xe72>
 80013f2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80013f4:	431d      	orrs	r5, r3
 80013f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80013f8:	431d      	orrs	r5, r3
 80013fa:	f000 829c 	beq.w	8001936 <_dtoa_r+0xe72>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	dda7      	ble.n	8001352 <_dtoa_r+0x88e>
 8001402:	f1b9 0f39 	cmp.w	r9, #57	@ 0x39
 8001406:	f000 822d 	beq.w	8001864 <_dtoa_r+0xda0>
 800140a:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800140c:	f109 0301 	add.w	r3, r9, #1
 8001410:	463c      	mov	r4, r7
 8001412:	3501      	adds	r5, #1
 8001414:	4647      	mov	r7, r8
 8001416:	f806 3b01 	strb.w	r3, [r6], #1
 800141a:	e6e4      	b.n	80011e6 <_dtoa_r+0x722>
 800141c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800141e:	2b02      	cmp	r3, #2
 8001420:	f77f ae9b 	ble.w	800115a <_dtoa_r+0x696>
 8001424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001426:	2b00      	cmp	r3, #0
 8001428:	f040 8126 	bne.w	8001678 <_dtoa_r+0xbb4>
 800142c:	2205      	movs	r2, #5
 800142e:	9904      	ldr	r1, [sp, #16]
 8001430:	9803      	ldr	r0, [sp, #12]
 8001432:	f000 fe43 	bl	80020bc <__multadd>
 8001436:	4601      	mov	r1, r0
 8001438:	9004      	str	r0, [sp, #16]
 800143a:	4650      	mov	r0, sl
 800143c:	f001 f8e0 	bl	8002600 <__mcmp>
 8001440:	2800      	cmp	r0, #0
 8001442:	f340 8119 	ble.w	8001678 <_dtoa_r+0xbb4>
 8001446:	2331      	movs	r3, #49	@ 0x31
 8001448:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800144a:	9e08      	ldr	r6, [sp, #32]
 800144c:	3501      	adds	r5, #1
 800144e:	f806 3b01 	strb.w	r3, [r6], #1
 8001452:	e9dd 0103 	ldrd	r0, r1, [sp, #12]
 8001456:	f000 fe0d 	bl	8002074 <_Bfree>
 800145a:	3501      	adds	r5, #1
 800145c:	2f00      	cmp	r7, #0
 800145e:	f47f aecf 	bne.w	8001200 <_dtoa_r+0x73c>
 8001462:	e6d1      	b.n	8001208 <_dtoa_r+0x744>
 8001464:	4650      	mov	r0, sl
 8001466:	9904      	ldr	r1, [sp, #16]
 8001468:	f001 f8ca 	bl	8002600 <__mcmp>
 800146c:	2800      	cmp	r0, #0
 800146e:	f6bf ae70 	bge.w	8001152 <_dtoa_r+0x68e>
 8001472:	4651      	mov	r1, sl
 8001474:	2300      	movs	r3, #0
 8001476:	220a      	movs	r2, #10
 8001478:	9803      	ldr	r0, [sp, #12]
 800147a:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 800147c:	f000 fe1e 	bl	80020bc <__multadd>
 8001480:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001482:	4682      	mov	sl, r0
 8001484:	1e66      	subs	r6, r4, #1
 8001486:	2b00      	cmp	r3, #0
 8001488:	f47f af16 	bne.w	80012b8 <_dtoa_r+0x7f4>
 800148c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800148e:	2b00      	cmp	r3, #0
 8001490:	f340 8212 	ble.w	80018b8 <_dtoa_r+0xdf4>
 8001494:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8001496:	930a      	str	r3, [sp, #40]	@ 0x28
 8001498:	e665      	b.n	8001166 <_dtoa_r+0x6a2>
 800149a:	4601      	mov	r1, r0
 800149c:	461a      	mov	r2, r3
 800149e:	9803      	ldr	r0, [sp, #12]
 80014a0:	f000 ffca 	bl	8002438 <__pow5mult>
 80014a4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80014a6:	9004      	str	r0, [sp, #16]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	dd6f      	ble.n	800158c <_dtoa_r+0xac8>
 80014ac:	2300      	movs	r3, #0
 80014ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80014b0:	9a04      	ldr	r2, [sp, #16]
 80014b2:	6913      	ldr	r3, [r2, #16]
 80014b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80014b8:	6918      	ldr	r0, [r3, #16]
 80014ba:	f000 fea5 	bl	8002208 <__hi0bits>
 80014be:	f1c0 0020 	rsb	r0, r0, #32
 80014c2:	e61f      	b.n	8001104 <_dtoa_r+0x640>
 80014c4:	4b96      	ldr	r3, [pc, #600]	@ (8001720 <_dtoa_r+0xc5c>)
 80014c6:	9308      	str	r3, [sp, #32]
 80014c8:	3303      	adds	r3, #3
 80014ca:	f7ff bbe3 	b.w	8000c94 <_dtoa_r+0x1d0>
 80014ce:	9b06      	ldr	r3, [sp, #24]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f47f ae16 	bne.w	8001102 <_dtoa_r+0x63e>
 80014d6:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80014da:	f3c2 0313 	ubfx	r3, r2, #0, #20
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f47f ae0f 	bne.w	8001102 <_dtoa_r+0x63e>
 80014e4:	4b8f      	ldr	r3, [pc, #572]	@ (8001724 <_dtoa_r+0xc60>)
 80014e6:	4013      	ands	r3, r2
 80014e8:	b12b      	cbz	r3, 80014f6 <_dtoa_r+0xa32>
 80014ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80014ec:	f10b 0b01 	add.w	fp, fp, #1
 80014f0:	3301      	adds	r3, #1
 80014f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80014f4:	2301      	movs	r3, #1
 80014f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80014f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80014fa:	2a00      	cmp	r2, #0
 80014fc:	f43f ae01 	beq.w	8001102 <_dtoa_r+0x63e>
 8001500:	e7d6      	b.n	80014b0 <_dtoa_r+0x9ec>
 8001502:	f43f ae10 	beq.w	8001126 <_dtoa_r+0x662>
 8001506:	f1c0 033c 	rsb	r3, r0, #60	@ 0x3c
 800150a:	e6b5      	b.n	8001278 <_dtoa_r+0x7b4>
 800150c:	2301      	movs	r3, #1
 800150e:	930c      	str	r3, [sp, #48]	@ 0x30
 8001510:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8001512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001514:	4413      	add	r3, r2
 8001516:	9318      	str	r3, [sp, #96]	@ 0x60
 8001518:	3301      	adds	r3, #1
 800151a:	2b01      	cmp	r3, #1
 800151c:	461f      	mov	r7, r3
 800151e:	bfb8      	it	lt
 8001520:	2701      	movlt	r7, #1
 8001522:	930a      	str	r3, [sp, #40]	@ 0x28
 8001524:	9b03      	ldr	r3, [sp, #12]
 8001526:	2f17      	cmp	r7, #23
 8001528:	69de      	ldr	r6, [r3, #28]
 800152a:	f240 8200 	bls.w	800192e <_dtoa_r+0xe6a>
 800152e:	2201      	movs	r2, #1
 8001530:	2304      	movs	r3, #4
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	f103 0014 	add.w	r0, r3, #20
 8001538:	42b8      	cmp	r0, r7
 800153a:	4611      	mov	r1, r2
 800153c:	f102 0201 	add.w	r2, r2, #1
 8001540:	d9f7      	bls.n	8001532 <_dtoa_r+0xa6e>
 8001542:	6071      	str	r1, [r6, #4]
 8001544:	f7ff bbfb 	b.w	8000d3e <_dtoa_r+0x27a>
 8001548:	2301      	movs	r3, #1
 800154a:	930c      	str	r3, [sp, #48]	@ 0x30
 800154c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800154e:	2b00      	cmp	r3, #0
 8001550:	dd37      	ble.n	80015c2 <_dtoa_r+0xafe>
 8001552:	461f      	mov	r7, r3
 8001554:	9318      	str	r3, [sp, #96]	@ 0x60
 8001556:	930a      	str	r3, [sp, #40]	@ 0x28
 8001558:	e7e4      	b.n	8001524 <_dtoa_r+0xa60>
 800155a:	2300      	movs	r3, #0
 800155c:	930c      	str	r3, [sp, #48]	@ 0x30
 800155e:	e7d7      	b.n	8001510 <_dtoa_r+0xa4c>
 8001560:	2300      	movs	r3, #0
 8001562:	930c      	str	r3, [sp, #48]	@ 0x30
 8001564:	e7f2      	b.n	800154c <_dtoa_r+0xa88>
 8001566:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001568:	960f      	str	r6, [sp, #60]	@ 0x3c
 800156a:	1af3      	subs	r3, r6, r3
 800156c:	2600      	movs	r6, #0
 800156e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001570:	441a      	add	r2, r3
 8001572:	9209      	str	r2, [sp, #36]	@ 0x24
 8001574:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001576:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001578:	461d      	mov	r5, r3
 800157a:	4413      	add	r3, r2
 800157c:	4493      	add	fp, r2
 800157e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001580:	2101      	movs	r1, #1
 8001582:	9803      	ldr	r0, [sp, #12]
 8001584:	f000 fe90 	bl	80022a8 <__i2b>
 8001588:	4607      	mov	r7, r0
 800158a:	e592      	b.n	80010b2 <_dtoa_r+0x5ee>
 800158c:	9b06      	ldr	r3, [sp, #24]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d18c      	bne.n	80014ac <_dtoa_r+0x9e8>
 8001592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001596:	f3c1 0313 	ubfx	r3, r1, #0, #20
 800159a:	460a      	mov	r2, r1
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0a1      	beq.n	80014e4 <_dtoa_r+0xa20>
 80015a0:	9009      	str	r0, [sp, #36]	@ 0x24
 80015a2:	e785      	b.n	80014b0 <_dtoa_r+0x9ec>
 80015a4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80015a8:	f04f 0902 	mov.w	r9, #2
 80015ac:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
 80015b0:	f7ff bbf5 	b.w	8000d9e <_dtoa_r+0x2da>
 80015b4:	f47f af0d 	bne.w	80013d2 <_dtoa_r+0x90e>
 80015b8:	f019 0f01 	tst.w	r9, #1
 80015bc:	f47f af03 	bne.w	80013c6 <_dtoa_r+0x902>
 80015c0:	e707      	b.n	80013d2 <_dtoa_r+0x90e>
 80015c2:	2301      	movs	r3, #1
 80015c4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80015c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80015c8:	f7ff bbb3 	b.w	8000d32 <_dtoa_r+0x26e>
 80015cc:	d103      	bne.n	80015d6 <_dtoa_r+0xb12>
 80015ce:	f019 0f01 	tst.w	r9, #1
 80015d2:	f47f adf9 	bne.w	80011c8 <_dtoa_r+0x704>
 80015d6:	465e      	mov	r6, fp
 80015d8:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 80015dc:	2b30      	cmp	r3, #48	@ 0x30
 80015de:	d0fa      	beq.n	80015d6 <_dtoa_r+0xb12>
 80015e0:	e601      	b.n	80011e6 <_dtoa_r+0x722>
 80015e2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	f000 8108 	beq.w	80017fa <_dtoa_r+0xd36>
 80015ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80015ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80015f0:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80015f2:	4615      	mov	r5, r2
 80015f4:	441a      	add	r2, r3
 80015f6:	449b      	add	fp, r3
 80015f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80015fa:	e7c1      	b.n	8001580 <_dtoa_r+0xabc>
 80015fc:	2331      	movs	r3, #49	@ 0x31
 80015fe:	9a08      	ldr	r2, [sp, #32]
 8001600:	3501      	adds	r5, #1
 8001602:	7013      	strb	r3, [r2, #0]
 8001604:	e5ef      	b.n	80011e6 <_dtoa_r+0x722>
 8001606:	f000 80fc 	beq.w	8001802 <_dtoa_r+0xd3e>
 800160a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800160e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001610:	4b45      	ldr	r3, [pc, #276]	@ (8001728 <_dtoa_r+0xc64>)
 8001612:	4255      	negs	r5, r2
 8001614:	f005 020f 	and.w	r2, r5, #15
 8001618:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	f003 f8d0 	bl	80047c4 <__aeabi_dmul>
 8001624:	112d      	asrs	r5, r5, #4
 8001626:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 800162a:	f000 8159 	beq.w	80018e0 <_dtoa_r+0xe1c>
 800162e:	2300      	movs	r3, #0
 8001630:	f04f 0902 	mov.w	r9, #2
 8001634:	4607      	mov	r7, r0
 8001636:	4688      	mov	r8, r1
 8001638:	4e3c      	ldr	r6, [pc, #240]	@ (800172c <_dtoa_r+0xc68>)
 800163a:	07ec      	lsls	r4, r5, #31
 800163c:	d50a      	bpl.n	8001654 <_dtoa_r+0xb90>
 800163e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001642:	4638      	mov	r0, r7
 8001644:	4641      	mov	r1, r8
 8001646:	f003 f8bd 	bl	80047c4 <__aeabi_dmul>
 800164a:	2301      	movs	r3, #1
 800164c:	4607      	mov	r7, r0
 800164e:	4688      	mov	r8, r1
 8001650:	f109 0901 	add.w	r9, r9, #1
 8001654:	106d      	asrs	r5, r5, #1
 8001656:	f106 0608 	add.w	r6, r6, #8
 800165a:	d1ee      	bne.n	800163a <_dtoa_r+0xb76>
 800165c:	2b00      	cmp	r3, #0
 800165e:	f47f abb9 	bne.w	8000dd4 <_dtoa_r+0x310>
 8001662:	e9dd 7812 	ldrd	r7, r8, [sp, #72]	@ 0x48
 8001666:	f7ff bbb5 	b.w	8000dd4 <_dtoa_r+0x310>
 800166a:	f1c8 0301 	rsb	r3, r8, #1
 800166e:	4683      	mov	fp, r0
 8001670:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001672:	9010      	str	r0, [sp, #64]	@ 0x40
 8001674:	f7ff bb4c 	b.w	8000d10 <_dtoa_r+0x24c>
 8001678:	9e08      	ldr	r6, [sp, #32]
 800167a:	e4a6      	b.n	8000fca <_dtoa_r+0x506>
 800167c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	f002 fee8 	bl	8004458 <__adddf3>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800168e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001692:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001696:	3501      	adds	r5, #1
 8001698:	46a8      	mov	r8, r5
 800169a:	f003 fb23 	bl	8004ce4 <__aeabi_dcmpgt>
 800169e:	b940      	cbnz	r0, 80016b2 <_dtoa_r+0xbee>
 80016a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80016a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80016a8:	f003 faf4 	bl	8004c94 <__aeabi_dcmpeq>
 80016ac:	b118      	cbz	r0, 80016b6 <_dtoa_r+0xbf2>
 80016ae:	07f0      	lsls	r0, r6, #31
 80016b0:	d501      	bpl.n	80016b6 <_dtoa_r+0xbf2>
 80016b2:	9a08      	ldr	r2, [sp, #32]
 80016b4:	e430      	b.n	8000f18 <_dtoa_r+0x454>
 80016b6:	463e      	mov	r6, r7
 80016b8:	e5a6      	b.n	8001208 <_dtoa_r+0x744>
 80016ba:	9803      	ldr	r0, [sp, #12]
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	f000 fc99 	bl	8001ff4 <_Balloc>
 80016c2:	4605      	mov	r5, r0
 80016c4:	2800      	cmp	r0, #0
 80016c6:	f000 812b 	beq.w	8001920 <_dtoa_r+0xe5c>
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	f107 010c 	add.w	r1, r7, #12
 80016d0:	3302      	adds	r3, #2
 80016d2:	009a      	lsls	r2, r3, #2
 80016d4:	300c      	adds	r0, #12
 80016d6:	f000 f94f 	bl	8001978 <memcpy>
 80016da:	2201      	movs	r2, #1
 80016dc:	4629      	mov	r1, r5
 80016de:	9803      	ldr	r0, [sp, #12]
 80016e0:	f000 ff1a 	bl	8002518 <__lshift>
 80016e4:	4680      	mov	r8, r0
 80016e6:	e601      	b.n	80012ec <_dtoa_r+0x828>
 80016e8:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80016ea:	463c      	mov	r4, r7
 80016ec:	3501      	adds	r5, #1
 80016ee:	4647      	mov	r7, r8
 80016f0:	e55e      	b.n	80011b0 <_dtoa_r+0x6ec>
 80016f2:	9c03      	ldr	r4, [sp, #12]
 80016f4:	4639      	mov	r1, r7
 80016f6:	4632      	mov	r2, r6
 80016f8:	4620      	mov	r0, r4
 80016fa:	f000 fe9d 	bl	8002438 <__pow5mult>
 80016fe:	4607      	mov	r7, r0
 8001700:	4652      	mov	r2, sl
 8001702:	4639      	mov	r1, r7
 8001704:	4620      	mov	r0, r4
 8001706:	f000 fde5 	bl	80022d4 <__multiply>
 800170a:	4651      	mov	r1, sl
 800170c:	4682      	mov	sl, r0
 800170e:	4620      	mov	r0, r4
 8001710:	f000 fcb0 	bl	8002074 <_Bfree>
 8001714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001716:	1b9b      	subs	r3, r3, r6
 8001718:	930f      	str	r3, [sp, #60]	@ 0x3c
 800171a:	f43f ace5 	beq.w	80010e8 <_dtoa_r+0x624>
 800171e:	e4dd      	b.n	80010dc <_dtoa_r+0x618>
 8001720:	08007cac 	.word	0x08007cac
 8001724:	7ff00000 	.word	0x7ff00000
 8001728:	08007a30 	.word	0x08007a30
 800172c:	08007b20 	.word	0x08007b20
 8001730:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	@ 0x58
 8001734:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8001738:	f003 f844 	bl	80047c4 <__aeabi_dmul>
 800173c:	9b08      	ldr	r3, [sp, #32]
 800173e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8001742:	701c      	strb	r4, [r3, #0]
 8001744:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8001746:	2b01      	cmp	r3, #1
 8001748:	f000 80c1 	beq.w	80018ce <_dtoa_r+0xe0a>
 800174c:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800174e:	9b08      	ldr	r3, [sp, #32]
 8001750:	9611      	str	r6, [sp, #68]	@ 0x44
 8001752:	441f      	add	r7, r3
 8001754:	2200      	movs	r2, #0
 8001756:	4b80      	ldr	r3, [pc, #512]	@ (8001958 <_dtoa_r+0xe94>)
 8001758:	4640      	mov	r0, r8
 800175a:	4649      	mov	r1, r9
 800175c:	f003 f832 	bl	80047c4 <__aeabi_dmul>
 8001760:	460d      	mov	r5, r1
 8001762:	4604      	mov	r4, r0
 8001764:	f003 fade 	bl	8004d24 <__aeabi_d2iz>
 8001768:	4681      	mov	r9, r0
 800176a:	f002 ffc1 	bl	80046f0 <__aeabi_i2d>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4620      	mov	r0, r4
 8001774:	4629      	mov	r1, r5
 8001776:	f002 fe6d 	bl	8004454 <__aeabi_dsub>
 800177a:	f109 0930 	add.w	r9, r9, #48	@ 0x30
 800177e:	f806 9b01 	strb.w	r9, [r6], #1
 8001782:	42b7      	cmp	r7, r6
 8001784:	4680      	mov	r8, r0
 8001786:	4689      	mov	r9, r1
 8001788:	d1e4      	bne.n	8001754 <_dtoa_r+0xc90>
 800178a:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800178c:	2200      	movs	r2, #0
 800178e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8001792:	4b72      	ldr	r3, [pc, #456]	@ (800195c <_dtoa_r+0xe98>)
 8001794:	f002 fe60 	bl	8004458 <__adddf3>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4640      	mov	r0, r8
 800179e:	4649      	mov	r1, r9
 80017a0:	f003 faa0 	bl	8004ce4 <__aeabi_dcmpgt>
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d171      	bne.n	800188c <_dtoa_r+0xdc8>
 80017a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80017ac:	2000      	movs	r0, #0
 80017ae:	496b      	ldr	r1, [pc, #428]	@ (800195c <_dtoa_r+0xe98>)
 80017b0:	f002 fe50 	bl	8004454 <__aeabi_dsub>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4640      	mov	r0, r8
 80017ba:	4649      	mov	r1, r9
 80017bc:	f003 fa74 	bl	8004ca8 <__aeabi_dcmplt>
 80017c0:	b988      	cbnz	r0, 80017e6 <_dtoa_r+0xd22>
 80017c2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f6ff ac6f 	blt.w	80010a8 <_dtoa_r+0x5e4>
 80017ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80017cc:	2b0e      	cmp	r3, #14
 80017ce:	f73f ac6b 	bgt.w	80010a8 <_dtoa_r+0x5e4>
 80017d2:	4b63      	ldr	r3, [pc, #396]	@ (8001960 <_dtoa_r+0xe9c>)
 80017d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80017d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80017da:	e9d3 3400 	ldrd	r3, r4, [r3]
 80017de:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80017e2:	f7ff bbf7 	b.w	8000fd4 <_dtoa_r+0x510>
 80017e6:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80017ea:	463e      	mov	r6, r7
 80017ec:	2b30      	cmp	r3, #48	@ 0x30
 80017ee:	f107 37ff 	add.w	r7, r7, #4294967295	@ 0xffffffff
 80017f2:	d0f8      	beq.n	80017e6 <_dtoa_r+0xd22>
 80017f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80017f6:	3501      	adds	r5, #1
 80017f8:	e506      	b.n	8001208 <_dtoa_r+0x744>
 80017fa:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80017fc:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8001800:	e6f5      	b.n	80015ee <_dtoa_r+0xb2a>
 8001802:	f04f 0902 	mov.w	r9, #2
 8001806:	e9dd 7804 	ldrd	r7, r8, [sp, #16]
 800180a:	f7ff bae3 	b.w	8000dd4 <_dtoa_r+0x310>
 800180e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001810:	2b00      	cmp	r3, #0
 8001812:	f43f ab8b 	beq.w	8000f2c <_dtoa_r+0x468>
 8001816:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8001818:	2c00      	cmp	r4, #0
 800181a:	f77f abac 	ble.w	8000f76 <_dtoa_r+0x4b2>
 800181e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001820:	4638      	mov	r0, r7
 8001822:	3b01      	subs	r3, #1
 8001824:	4641      	mov	r1, r8
 8001826:	2200      	movs	r2, #0
 8001828:	9319      	str	r3, [sp, #100]	@ 0x64
 800182a:	4b4b      	ldr	r3, [pc, #300]	@ (8001958 <_dtoa_r+0xe94>)
 800182c:	f002 ffca 	bl	80047c4 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	4688      	mov	r8, r1
 8001834:	4617      	mov	r7, r2
 8001836:	f109 0001 	add.w	r0, r9, #1
 800183a:	f002 ff59 	bl	80046f0 <__aeabi_i2d>
 800183e:	463a      	mov	r2, r7
 8001840:	4643      	mov	r3, r8
 8001842:	f002 ffbf 	bl	80047c4 <__aeabi_dmul>
 8001846:	2200      	movs	r2, #0
 8001848:	4b46      	ldr	r3, [pc, #280]	@ (8001964 <_dtoa_r+0xea0>)
 800184a:	f002 fe05 	bl	8004458 <__adddf3>
 800184e:	9412      	str	r4, [sp, #72]	@ 0x48
 8001850:	f1a1 7550 	sub.w	r5, r1, #54525952	@ 0x3400000
 8001854:	4604      	mov	r4, r0
 8001856:	f7ff bade 	b.w	8000e16 <_dtoa_r+0x352>
 800185a:	2331      	movs	r3, #49	@ 0x31
 800185c:	f108 0801 	add.w	r8, r8, #1
 8001860:	f7ff bb61 	b.w	8000f26 <_dtoa_r+0x462>
 8001864:	46b3      	mov	fp, r6
 8001866:	2339      	movs	r3, #57	@ 0x39
 8001868:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800186a:	463c      	mov	r4, r7
 800186c:	9a08      	ldr	r2, [sp, #32]
 800186e:	4647      	mov	r7, r8
 8001870:	3501      	adds	r5, #1
 8001872:	f80b 3b01 	strb.w	r3, [fp], #1
 8001876:	e4ac      	b.n	80011d2 <_dtoa_r+0x70e>
 8001878:	2300      	movs	r3, #0
 800187a:	461f      	mov	r7, r3
 800187c:	9304      	str	r3, [sp, #16]
 800187e:	e5e2      	b.n	8001446 <_dtoa_r+0x982>
 8001880:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001882:	4493      	add	fp, r2
 8001884:	461d      	mov	r5, r3
 8001886:	4413      	add	r3, r2
 8001888:	930b      	str	r3, [sp, #44]	@ 0x2c
 800188a:	e679      	b.n	8001580 <_dtoa_r+0xabc>
 800188c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800188e:	9a08      	ldr	r2, [sp, #32]
 8001890:	f103 0801 	add.w	r8, r3, #1
 8001894:	f7ff bb40 	b.w	8000f18 <_dtoa_r+0x454>
 8001898:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800189c:	e7aa      	b.n	80017f4 <_dtoa_r+0xd30>
 800189e:	f8dd b058 	ldr.w	fp, [sp, #88]	@ 0x58
 80018a2:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80018a6:	f7ff bb66 	b.w	8000f76 <_dtoa_r+0x4b2>
 80018aa:	f1b9 0f39 	cmp.w	r9, #57	@ 0x39
 80018ae:	d0d9      	beq.n	8001864 <_dtoa_r+0xda0>
 80018b0:	2d00      	cmp	r5, #0
 80018b2:	f73f ad8c 	bgt.w	80013ce <_dtoa_r+0x90a>
 80018b6:	e58c      	b.n	80013d2 <_dtoa_r+0x90e>
 80018b8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	dc03      	bgt.n	80018c6 <_dtoa_r+0xe02>
 80018be:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80018c0:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80018c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80018c4:	e44f      	b.n	8001166 <_dtoa_r+0x6a2>
 80018c6:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80018c8:	960e      	str	r6, [sp, #56]	@ 0x38
 80018ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80018cc:	e5aa      	b.n	8001424 <_dtoa_r+0x960>
 80018ce:	4637      	mov	r7, r6
 80018d0:	e75c      	b.n	800178c <_dtoa_r+0xcc8>
 80018d2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	dcf6      	bgt.n	80018c6 <_dtoa_r+0xe02>
 80018d8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80018da:	960e      	str	r6, [sp, #56]	@ 0x38
 80018dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80018de:	e4f8      	b.n	80012d2 <_dtoa_r+0x80e>
 80018e0:	f04f 0902 	mov.w	r9, #2
 80018e4:	e9dd 7812 	ldrd	r7, r8, [sp, #72]	@ 0x48
 80018e8:	f7ff ba74 	b.w	8000dd4 <_dtoa_r+0x310>
 80018ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001968 <_dtoa_r+0xea4>)
 80018ee:	9308      	str	r3, [sp, #32]
 80018f0:	f7ff b928 	b.w	8000b44 <_dtoa_r+0x80>
 80018f4:	4602      	mov	r2, r0
 80018f6:	21ef      	movs	r1, #239	@ 0xef
 80018f8:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <_dtoa_r+0xea8>)
 80018fa:	481d      	ldr	r0, [pc, #116]	@ (8001970 <_dtoa_r+0xeac>)
 80018fc:	f000 fb54 	bl	8001fa8 <__assert_func>
 8001900:	2500      	movs	r5, #0
 8001902:	9803      	ldr	r0, [sp, #12]
 8001904:	4629      	mov	r1, r5
 8001906:	69c3      	ldr	r3, [r0, #28]
 8001908:	605d      	str	r5, [r3, #4]
 800190a:	f000 fb73 	bl	8001ff4 <_Balloc>
 800190e:	9008      	str	r0, [sp, #32]
 8001910:	b9a8      	cbnz	r0, 800193e <_dtoa_r+0xe7a>
 8001912:	2200      	movs	r2, #0
 8001914:	f240 11af 	movw	r1, #431	@ 0x1af
 8001918:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <_dtoa_r+0xeb0>)
 800191a:	4815      	ldr	r0, [pc, #84]	@ (8001970 <_dtoa_r+0xeac>)
 800191c:	f000 fb44 	bl	8001fa8 <__assert_func>
 8001920:	4602      	mov	r2, r0
 8001922:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8001926:	4b13      	ldr	r3, [pc, #76]	@ (8001974 <_dtoa_r+0xeb0>)
 8001928:	4811      	ldr	r0, [pc, #68]	@ (8001970 <_dtoa_r+0xeac>)
 800192a:	f000 fb3d 	bl	8001fa8 <__assert_func>
 800192e:	2100      	movs	r1, #0
 8001930:	6071      	str	r1, [r6, #4]
 8001932:	f7ff ba04 	b.w	8000d3e <_dtoa_r+0x27a>
 8001936:	2a00      	cmp	r2, #0
 8001938:	f73f ad39 	bgt.w	80013ae <_dtoa_r+0x8ea>
 800193c:	e549      	b.n	80013d2 <_dtoa_r+0x90e>
 800193e:	9b03      	ldr	r3, [sp, #12]
 8001940:	9908      	ldr	r1, [sp, #32]
 8001942:	69db      	ldr	r3, [r3, #28]
 8001944:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001948:	6019      	str	r1, [r3, #0]
 800194a:	2301      	movs	r3, #1
 800194c:	9527      	str	r5, [sp, #156]	@ 0x9c
 800194e:	9218      	str	r2, [sp, #96]	@ 0x60
 8001950:	930c      	str	r3, [sp, #48]	@ 0x30
 8001952:	920a      	str	r2, [sp, #40]	@ 0x28
 8001954:	f7ff bb0f 	b.w	8000f76 <_dtoa_r+0x4b2>
 8001958:	40240000 	.word	0x40240000
 800195c:	3fe00000 	.word	0x3fe00000
 8001960:	08007a30 	.word	0x08007a30
 8001964:	401c0000 	.word	0x401c0000
 8001968:	08007ca0 	.word	0x08007ca0
 800196c:	08007cb0 	.word	0x08007cb0
 8001970:	08007cc8 	.word	0x08007cc8
 8001974:	08007cf4 	.word	0x08007cf4

08001978 <memcpy>:
 8001978:	4684      	mov	ip, r0
 800197a:	ea41 0300 	orr.w	r3, r1, r0
 800197e:	f013 0303 	ands.w	r3, r3, #3
 8001982:	d149      	bne.n	8001a18 <memcpy+0xa0>
 8001984:	3a40      	subs	r2, #64	@ 0x40
 8001986:	d323      	bcc.n	80019d0 <memcpy+0x58>
 8001988:	680b      	ldr	r3, [r1, #0]
 800198a:	6003      	str	r3, [r0, #0]
 800198c:	684b      	ldr	r3, [r1, #4]
 800198e:	6043      	str	r3, [r0, #4]
 8001990:	688b      	ldr	r3, [r1, #8]
 8001992:	6083      	str	r3, [r0, #8]
 8001994:	68cb      	ldr	r3, [r1, #12]
 8001996:	60c3      	str	r3, [r0, #12]
 8001998:	690b      	ldr	r3, [r1, #16]
 800199a:	6103      	str	r3, [r0, #16]
 800199c:	694b      	ldr	r3, [r1, #20]
 800199e:	6143      	str	r3, [r0, #20]
 80019a0:	698b      	ldr	r3, [r1, #24]
 80019a2:	6183      	str	r3, [r0, #24]
 80019a4:	69cb      	ldr	r3, [r1, #28]
 80019a6:	61c3      	str	r3, [r0, #28]
 80019a8:	6a0b      	ldr	r3, [r1, #32]
 80019aa:	6203      	str	r3, [r0, #32]
 80019ac:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80019ae:	6243      	str	r3, [r0, #36]	@ 0x24
 80019b0:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80019b2:	6283      	str	r3, [r0, #40]	@ 0x28
 80019b4:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80019b6:	62c3      	str	r3, [r0, #44]	@ 0x2c
 80019b8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80019ba:	6303      	str	r3, [r0, #48]	@ 0x30
 80019bc:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80019be:	6343      	str	r3, [r0, #52]	@ 0x34
 80019c0:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80019c2:	6383      	str	r3, [r0, #56]	@ 0x38
 80019c4:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80019c6:	63c3      	str	r3, [r0, #60]	@ 0x3c
 80019c8:	3040      	adds	r0, #64	@ 0x40
 80019ca:	3140      	adds	r1, #64	@ 0x40
 80019cc:	3a40      	subs	r2, #64	@ 0x40
 80019ce:	d2db      	bcs.n	8001988 <memcpy+0x10>
 80019d0:	3230      	adds	r2, #48	@ 0x30
 80019d2:	d30b      	bcc.n	80019ec <memcpy+0x74>
 80019d4:	680b      	ldr	r3, [r1, #0]
 80019d6:	6003      	str	r3, [r0, #0]
 80019d8:	684b      	ldr	r3, [r1, #4]
 80019da:	6043      	str	r3, [r0, #4]
 80019dc:	688b      	ldr	r3, [r1, #8]
 80019de:	6083      	str	r3, [r0, #8]
 80019e0:	68cb      	ldr	r3, [r1, #12]
 80019e2:	60c3      	str	r3, [r0, #12]
 80019e4:	3010      	adds	r0, #16
 80019e6:	3110      	adds	r1, #16
 80019e8:	3a10      	subs	r2, #16
 80019ea:	d2f3      	bcs.n	80019d4 <memcpy+0x5c>
 80019ec:	320c      	adds	r2, #12
 80019ee:	d305      	bcc.n	80019fc <memcpy+0x84>
 80019f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80019f4:	f840 3b04 	str.w	r3, [r0], #4
 80019f8:	3a04      	subs	r2, #4
 80019fa:	d2f9      	bcs.n	80019f0 <memcpy+0x78>
 80019fc:	3204      	adds	r2, #4
 80019fe:	d008      	beq.n	8001a12 <memcpy+0x9a>
 8001a00:	07d2      	lsls	r2, r2, #31
 8001a02:	bf1c      	itt	ne
 8001a04:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001a08:	f800 3b01 	strbne.w	r3, [r0], #1
 8001a0c:	d301      	bcc.n	8001a12 <memcpy+0x9a>
 8001a0e:	880b      	ldrh	r3, [r1, #0]
 8001a10:	8003      	strh	r3, [r0, #0]
 8001a12:	4660      	mov	r0, ip
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	2a08      	cmp	r2, #8
 8001a1a:	d313      	bcc.n	8001a44 <memcpy+0xcc>
 8001a1c:	078b      	lsls	r3, r1, #30
 8001a1e:	d0b1      	beq.n	8001984 <memcpy+0xc>
 8001a20:	f010 0303 	ands.w	r3, r0, #3
 8001a24:	d0ae      	beq.n	8001984 <memcpy+0xc>
 8001a26:	f1c3 0304 	rsb	r3, r3, #4
 8001a2a:	1ad2      	subs	r2, r2, r3
 8001a2c:	07db      	lsls	r3, r3, #31
 8001a2e:	bf1c      	itt	ne
 8001a30:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001a34:	f800 3b01 	strbne.w	r3, [r0], #1
 8001a38:	d3a4      	bcc.n	8001984 <memcpy+0xc>
 8001a3a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8001a3e:	f820 3b02 	strh.w	r3, [r0], #2
 8001a42:	e79f      	b.n	8001984 <memcpy+0xc>
 8001a44:	3a04      	subs	r2, #4
 8001a46:	d3d9      	bcc.n	80019fc <memcpy+0x84>
 8001a48:	3a01      	subs	r2, #1
 8001a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001a4e:	f800 3b01 	strb.w	r3, [r0], #1
 8001a52:	d2f9      	bcs.n	8001a48 <memcpy+0xd0>
 8001a54:	780b      	ldrb	r3, [r1, #0]
 8001a56:	7003      	strb	r3, [r0, #0]
 8001a58:	784b      	ldrb	r3, [r1, #1]
 8001a5a:	7043      	strb	r3, [r0, #1]
 8001a5c:	788b      	ldrb	r3, [r1, #2]
 8001a5e:	7083      	strb	r3, [r0, #2]
 8001a60:	4660      	mov	r0, ip
 8001a62:	4770      	bx	lr

08001a64 <__localeconv_l>:
 8001a64:	30f0      	adds	r0, #240	@ 0xf0
 8001a66:	4770      	bx	lr

08001a68 <_localeconv_r>:
 8001a68:	4800      	ldr	r0, [pc, #0]	@ (8001a6c <_localeconv_r+0x4>)
 8001a6a:	4770      	bx	lr
 8001a6c:	2000014c 	.word	0x2000014c

08001a70 <localeconv>:
 8001a70:	4800      	ldr	r0, [pc, #0]	@ (8001a74 <localeconv+0x4>)
 8001a72:	4770      	bx	lr
 8001a74:	2000014c 	.word	0x2000014c

08001a78 <malloc>:
 8001a78:	4b02      	ldr	r3, [pc, #8]	@ (8001a84 <malloc+0xc>)
 8001a7a:	4601      	mov	r1, r0
 8001a7c:	6818      	ldr	r0, [r3, #0]
 8001a7e:	f001 bc8d 	b.w	800339c <_malloc_r>
 8001a82:	bf00      	nop
 8001a84:	20000000 	.word	0x20000000

08001a88 <free>:
 8001a88:	4b02      	ldr	r3, [pc, #8]	@ (8001a94 <free+0xc>)
 8001a8a:	4601      	mov	r1, r0
 8001a8c:	6818      	ldr	r0, [r3, #0]
 8001a8e:	f001 bd05 	b.w	800349c <_free_r>
 8001a92:	bf00      	nop
 8001a94:	20000000 	.word	0x20000000

08001a98 <_printf_common>:
 8001a98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a9c:	4692      	mov	sl, r2
 8001a9e:	461f      	mov	r7, r3
 8001aa0:	690a      	ldr	r2, [r1, #16]
 8001aa2:	688b      	ldr	r3, [r1, #8]
 8001aa4:	460c      	mov	r4, r1
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	bfb8      	it	lt
 8001aaa:	461a      	movlt	r2, r3
 8001aac:	f8ca 2000 	str.w	r2, [sl]
 8001ab0:	f891 3043 	ldrb.w	r3, [r1, #67]	@ 0x43
 8001ab4:	4606      	mov	r6, r0
 8001ab6:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8001aba:	b113      	cbz	r3, 8001ac2 <_printf_common+0x2a>
 8001abc:	3201      	adds	r2, #1
 8001abe:	f8ca 2000 	str.w	r2, [sl]
 8001ac2:	6822      	ldr	r2, [r4, #0]
 8001ac4:	0691      	lsls	r1, r2, #26
 8001ac6:	d55f      	bpl.n	8001b88 <_printf_common+0xf0>
 8001ac8:	f8da 3000 	ldr.w	r3, [sl]
 8001acc:	3302      	adds	r3, #2
 8001ace:	f8ca 3000 	str.w	r3, [sl]
 8001ad2:	6822      	ldr	r2, [r4, #0]
 8001ad4:	f012 0f06 	tst.w	r2, #6
 8001ad8:	4611      	mov	r1, r2
 8001ada:	d11d      	bne.n	8001b18 <_printf_common+0x80>
 8001adc:	68e1      	ldr	r1, [r4, #12]
 8001ade:	4299      	cmp	r1, r3
 8001ae0:	bfd8      	it	le
 8001ae2:	4611      	movle	r1, r2
 8001ae4:	dd18      	ble.n	8001b18 <_printf_common+0x80>
 8001ae6:	f04f 0800 	mov.w	r8, #0
 8001aea:	f104 0b19 	add.w	fp, r4, #25
 8001aee:	e005      	b.n	8001afc <_printf_common+0x64>
 8001af0:	68e5      	ldr	r5, [r4, #12]
 8001af2:	f8da 3000 	ldr.w	r3, [sl]
 8001af6:	1aed      	subs	r5, r5, r3
 8001af8:	4545      	cmp	r5, r8
 8001afa:	dd0c      	ble.n	8001b16 <_printf_common+0x7e>
 8001afc:	2301      	movs	r3, #1
 8001afe:	465a      	mov	r2, fp
 8001b00:	4639      	mov	r1, r7
 8001b02:	4630      	mov	r0, r6
 8001b04:	47c8      	blx	r9
 8001b06:	3001      	adds	r0, #1
 8001b08:	f108 0801 	add.w	r8, r8, #1
 8001b0c:	d1f0      	bne.n	8001af0 <_printf_common+0x58>
 8001b0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b16:	6821      	ldr	r1, [r4, #0]
 8001b18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001b1c:	3b00      	subs	r3, #0
 8001b1e:	bf18      	it	ne
 8001b20:	2301      	movne	r3, #1
 8001b22:	068a      	lsls	r2, r1, #26
 8001b24:	d50a      	bpl.n	8001b3c <_printf_common+0xa4>
 8001b26:	2130      	movs	r1, #48	@ 0x30
 8001b28:	18e2      	adds	r2, r4, r3
 8001b2a:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001b2e:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	4422      	add	r2, r4
 8001b36:	3302      	adds	r3, #2
 8001b38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001b3c:	4639      	mov	r1, r7
 8001b3e:	4630      	mov	r0, r6
 8001b40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001b44:	47c8      	blx	r9
 8001b46:	3001      	adds	r0, #1
 8001b48:	d0e1      	beq.n	8001b0e <_printf_common+0x76>
 8001b4a:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 8001b4e:	6823      	ldr	r3, [r4, #0]
 8001b50:	f8da 5000 	ldr.w	r5, [sl]
 8001b54:	f003 0306 	and.w	r3, r3, #6
 8001b58:	2b04      	cmp	r3, #4
 8001b5a:	6921      	ldr	r1, [r4, #16]
 8001b5c:	d01b      	beq.n	8001b96 <_printf_common+0xfe>
 8001b5e:	428a      	cmp	r2, r1
 8001b60:	dd20      	ble.n	8001ba4 <_printf_common+0x10c>
 8001b62:	f04f 0800 	mov.w	r8, #0
 8001b66:	1a52      	subs	r2, r2, r1
 8001b68:	4490      	add	r8, r2
 8001b6a:	2500      	movs	r5, #0
 8001b6c:	341a      	adds	r4, #26
 8001b6e:	e001      	b.n	8001b74 <_printf_common+0xdc>
 8001b70:	4545      	cmp	r5, r8
 8001b72:	da17      	bge.n	8001ba4 <_printf_common+0x10c>
 8001b74:	2301      	movs	r3, #1
 8001b76:	4622      	mov	r2, r4
 8001b78:	4639      	mov	r1, r7
 8001b7a:	4630      	mov	r0, r6
 8001b7c:	47c8      	blx	r9
 8001b7e:	3001      	adds	r0, #1
 8001b80:	f105 0501 	add.w	r5, r5, #1
 8001b84:	d1f4      	bne.n	8001b70 <_printf_common+0xd8>
 8001b86:	e7c2      	b.n	8001b0e <_printf_common+0x76>
 8001b88:	f012 0f06 	tst.w	r2, #6
 8001b8c:	d00d      	beq.n	8001baa <_printf_common+0x112>
 8001b8e:	3b00      	subs	r3, #0
 8001b90:	bf18      	it	ne
 8001b92:	2301      	movne	r3, #1
 8001b94:	e7d2      	b.n	8001b3c <_printf_common+0xa4>
 8001b96:	1b40      	subs	r0, r0, r5
 8001b98:	428a      	cmp	r2, r1
 8001b9a:	ea20 78e0 	bic.w	r8, r0, r0, asr #31
 8001b9e:	dce2      	bgt.n	8001b66 <_printf_common+0xce>
 8001ba0:	2800      	cmp	r0, #0
 8001ba2:	dce2      	bgt.n	8001b6a <_printf_common+0xd2>
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001baa:	68e1      	ldr	r1, [r4, #12]
 8001bac:	f8da 3000 	ldr.w	r3, [sl]
 8001bb0:	4299      	cmp	r1, r3
 8001bb2:	bfd8      	it	le
 8001bb4:	4611      	movle	r1, r2
 8001bb6:	dc96      	bgt.n	8001ae6 <_printf_common+0x4e>
 8001bb8:	e7ae      	b.n	8001b18 <_printf_common+0x80>
 8001bba:	bf00      	nop

08001bbc <_printf_i>:
 8001bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bc0:	4617      	mov	r7, r2
 8001bc2:	7e0a      	ldrb	r2, [r1, #24]
 8001bc4:	b084      	sub	sp, #16
 8001bc6:	460c      	mov	r4, r1
 8001bc8:	4606      	mov	r6, r0
 8001bca:	4698      	mov	r8, r3
 8001bcc:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8001bce:	f101 0c43 	add.w	ip, r1, #67	@ 0x43
 8001bd2:	2a00      	cmp	r2, #0
 8001bd4:	d035      	beq.n	8001c42 <_printf_i+0x86>
 8001bd6:	f1a2 0358 	sub.w	r3, r2, #88	@ 0x58
 8001bda:	b2d9      	uxtb	r1, r3
 8001bdc:	2920      	cmp	r1, #32
 8001bde:	d869      	bhi.n	8001cb4 <_printf_i+0xf8>
 8001be0:	2b20      	cmp	r3, #32
 8001be2:	d867      	bhi.n	8001cb4 <_printf_i+0xf8>
 8001be4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001be8:	006600e6 	.word	0x006600e6
 8001bec:	00660066 	.word	0x00660066
 8001bf0:	00660066 	.word	0x00660066
 8001bf4:	00660066 	.word	0x00660066
 8001bf8:	00660066 	.word	0x00660066
 8001bfc:	00ac0066 	.word	0x00ac0066
 8001c00:	00660070 	.word	0x00660070
 8001c04:	00660066 	.word	0x00660066
 8001c08:	00700066 	.word	0x00700066
 8001c0c:	00660066 	.word	0x00660066
 8001c10:	00660066 	.word	0x00660066
 8001c14:	00830021 	.word	0x00830021
 8001c18:	006600c6 	.word	0x006600c6
 8001c1c:	00b60066 	.word	0x00b60066
 8001c20:	00830066 	.word	0x00830066
 8001c24:	00660066 	.word	0x00660066
 8001c28:	00ec      	.short	0x00ec
 8001c2a:	682b      	ldr	r3, [r5, #0]
 8001c2c:	6822      	ldr	r2, [r4, #0]
 8001c2e:	1d18      	adds	r0, r3, #4
 8001c30:	6961      	ldr	r1, [r4, #20]
 8001c32:	6028      	str	r0, [r5, #0]
 8001c34:	0610      	lsls	r0, r2, #24
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	d402      	bmi.n	8001c40 <_printf_i+0x84>
 8001c3a:	0652      	lsls	r2, r2, #25
 8001c3c:	f100 80e0 	bmi.w	8001e00 <_printf_i+0x244>
 8001c40:	6019      	str	r1, [r3, #0]
 8001c42:	2300      	movs	r3, #0
 8001c44:	46e1      	mov	r9, ip
 8001c46:	6123      	str	r3, [r4, #16]
 8001c48:	463b      	mov	r3, r7
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	4630      	mov	r0, r6
 8001c4e:	f8cd 8000 	str.w	r8, [sp]
 8001c52:	aa03      	add	r2, sp, #12
 8001c54:	f7ff ff20 	bl	8001a98 <_printf_common>
 8001c58:	3001      	adds	r0, #1
 8001c5a:	d020      	beq.n	8001c9e <_printf_i+0xe2>
 8001c5c:	464a      	mov	r2, r9
 8001c5e:	4639      	mov	r1, r7
 8001c60:	4630      	mov	r0, r6
 8001c62:	6923      	ldr	r3, [r4, #16]
 8001c64:	47c0      	blx	r8
 8001c66:	3001      	adds	r0, #1
 8001c68:	d019      	beq.n	8001c9e <_printf_i+0xe2>
 8001c6a:	6823      	ldr	r3, [r4, #0]
 8001c6c:	68e0      	ldr	r0, [r4, #12]
 8001c6e:	079b      	lsls	r3, r3, #30
 8001c70:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8001c74:	d518      	bpl.n	8001ca8 <_printf_i+0xec>
 8001c76:	4548      	cmp	r0, r9
 8001c78:	dd16      	ble.n	8001ca8 <_printf_i+0xec>
 8001c7a:	2500      	movs	r5, #0
 8001c7c:	f104 0a19 	add.w	sl, r4, #25
 8001c80:	e004      	b.n	8001c8c <_printf_i+0xd0>
 8001c82:	68e0      	ldr	r0, [r4, #12]
 8001c84:	eba0 0309 	sub.w	r3, r0, r9
 8001c88:	42ab      	cmp	r3, r5
 8001c8a:	dd0d      	ble.n	8001ca8 <_printf_i+0xec>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	4652      	mov	r2, sl
 8001c90:	4639      	mov	r1, r7
 8001c92:	4630      	mov	r0, r6
 8001c94:	47c0      	blx	r8
 8001c96:	3001      	adds	r0, #1
 8001c98:	f105 0501 	add.w	r5, r5, #1
 8001c9c:	d1f1      	bne.n	8001c82 <_printf_i+0xc6>
 8001c9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ca2:	b004      	add	sp, #16
 8001ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ca8:	4548      	cmp	r0, r9
 8001caa:	bfb8      	it	lt
 8001cac:	4648      	movlt	r0, r9
 8001cae:	b004      	add	sp, #16
 8001cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 8001cba:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	6120      	str	r0, [r4, #16]
 8001cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001cc6:	e7bf      	b.n	8001c48 <_printf_i+0x8c>
 8001cc8:	682a      	ldr	r2, [r5, #0]
 8001cca:	6823      	ldr	r3, [r4, #0]
 8001ccc:	1d11      	adds	r1, r2, #4
 8001cce:	0618      	lsls	r0, r3, #24
 8001cd0:	6029      	str	r1, [r5, #0]
 8001cd2:	d402      	bmi.n	8001cda <_printf_i+0x11e>
 8001cd4:	0659      	lsls	r1, r3, #25
 8001cd6:	f100 8095 	bmi.w	8001e04 <_printf_i+0x248>
 8001cda:	6810      	ldr	r0, [r2, #0]
 8001cdc:	4601      	mov	r1, r0
 8001cde:	2800      	cmp	r0, #0
 8001ce0:	6862      	ldr	r2, [r4, #4]
 8001ce2:	f2c0 8093 	blt.w	8001e0c <_printf_i+0x250>
 8001ce6:	f04f 0e0a 	mov.w	lr, #10
 8001cea:	4853      	ldr	r0, [pc, #332]	@ (8001e38 <_printf_i+0x27c>)
 8001cec:	e015      	b.n	8001d1a <_printf_i+0x15e>
 8001cee:	6820      	ldr	r0, [r4, #0]
 8001cf0:	682b      	ldr	r3, [r5, #0]
 8001cf2:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8001cf6:	f853 1b04 	ldr.w	r1, [r3], #4
 8001cfa:	d102      	bne.n	8001d02 <_printf_i+0x146>
 8001cfc:	0640      	lsls	r0, r0, #25
 8001cfe:	bf48      	it	mi
 8001d00:	b289      	uxthmi	r1, r1
 8001d02:	2a6f      	cmp	r2, #111	@ 0x6f
 8001d04:	bf14      	ite	ne
 8001d06:	f04f 0e0a 	movne.w	lr, #10
 8001d0a:	f04f 0e08 	moveq.w	lr, #8
 8001d0e:	484a      	ldr	r0, [pc, #296]	@ (8001e38 <_printf_i+0x27c>)
 8001d10:	602b      	str	r3, [r5, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	6862      	ldr	r2, [r4, #4]
 8001d16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001d1a:	2a00      	cmp	r2, #0
 8001d1c:	60a2      	str	r2, [r4, #8]
 8001d1e:	db51      	blt.n	8001dc4 <_printf_i+0x208>
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	f023 0304 	bic.w	r3, r3, #4
 8001d26:	6023      	str	r3, [r4, #0]
 8001d28:	2900      	cmp	r1, #0
 8001d2a:	d14b      	bne.n	8001dc4 <_printf_i+0x208>
 8001d2c:	2a00      	cmp	r2, #0
 8001d2e:	d17b      	bne.n	8001e28 <_printf_i+0x26c>
 8001d30:	46e1      	mov	r9, ip
 8001d32:	f1be 0f08 	cmp.w	lr, #8
 8001d36:	d056      	beq.n	8001de6 <_printf_i+0x22a>
 8001d38:	ebac 0309 	sub.w	r3, ip, r9
 8001d3c:	6123      	str	r3, [r4, #16]
 8001d3e:	e783      	b.n	8001c48 <_printf_i+0x8c>
 8001d40:	682a      	ldr	r2, [r5, #0]
 8001d42:	2001      	movs	r0, #1
 8001d44:	6811      	ldr	r1, [r2, #0]
 8001d46:	3204      	adds	r2, #4
 8001d48:	602a      	str	r2, [r5, #0]
 8001d4a:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8001d4e:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
 8001d52:	e7b4      	b.n	8001cbe <_printf_i+0x102>
 8001d54:	682b      	ldr	r3, [r5, #0]
 8001d56:	2100      	movs	r1, #0
 8001d58:	1d1a      	adds	r2, r3, #4
 8001d5a:	602a      	str	r2, [r5, #0]
 8001d5c:	f8d3 9000 	ldr.w	r9, [r3]
 8001d60:	6862      	ldr	r2, [r4, #4]
 8001d62:	4648      	mov	r0, r9
 8001d64:	f001 f8ae 	bl	8002ec4 <memchr>
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d063      	beq.n	8001e34 <_printf_i+0x278>
 8001d6c:	eba0 0009 	sub.w	r0, r0, r9
 8001d70:	6060      	str	r0, [r4, #4]
 8001d72:	e7a4      	b.n	8001cbe <_printf_i+0x102>
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	f043 0320 	orr.w	r3, r3, #32
 8001d7a:	6023      	str	r3, [r4, #0]
 8001d7c:	2278      	movs	r2, #120	@ 0x78
 8001d7e:	482f      	ldr	r0, [pc, #188]	@ (8001e3c <_printf_i+0x280>)
 8001d80:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 8001d84:	682a      	ldr	r2, [r5, #0]
 8001d86:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001d8a:	f852 1b04 	ldr.w	r1, [r2], #4
 8001d8e:	d103      	bne.n	8001d98 <_printf_i+0x1dc>
 8001d90:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001d94:	bf18      	it	ne
 8001d96:	b289      	uxthne	r1, r1
 8001d98:	602a      	str	r2, [r5, #0]
 8001d9a:	07da      	lsls	r2, r3, #31
 8001d9c:	bf44      	itt	mi
 8001d9e:	f043 0320 	orrmi.w	r3, r3, #32
 8001da2:	6023      	strmi	r3, [r4, #0]
 8001da4:	b919      	cbnz	r1, 8001dae <_printf_i+0x1f2>
 8001da6:	6823      	ldr	r3, [r4, #0]
 8001da8:	f023 0320 	bic.w	r3, r3, #32
 8001dac:	6023      	str	r3, [r4, #0]
 8001dae:	f04f 0e10 	mov.w	lr, #16
 8001db2:	e7ae      	b.n	8001d12 <_printf_i+0x156>
 8001db4:	2358      	movs	r3, #88	@ 0x58
 8001db6:	4820      	ldr	r0, [pc, #128]	@ (8001e38 <_printf_i+0x27c>)
 8001db8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	e7e1      	b.n	8001d84 <_printf_i+0x1c8>
 8001dc0:	6823      	ldr	r3, [r4, #0]
 8001dc2:	e7db      	b.n	8001d7c <_printf_i+0x1c0>
 8001dc4:	4675      	mov	r5, lr
 8001dc6:	46e1      	mov	r9, ip
 8001dc8:	fbb1 f3f5 	udiv	r3, r1, r5
 8001dcc:	460a      	mov	r2, r1
 8001dce:	fb05 1a13 	mls	sl, r5, r3, r1
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f810 300a 	ldrb.w	r3, [r0, sl]
 8001dd8:	42aa      	cmp	r2, r5
 8001dda:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8001dde:	d2f3      	bcs.n	8001dc8 <_printf_i+0x20c>
 8001de0:	f1be 0f08 	cmp.w	lr, #8
 8001de4:	d1a8      	bne.n	8001d38 <_printf_i+0x17c>
 8001de6:	6823      	ldr	r3, [r4, #0]
 8001de8:	07dd      	lsls	r5, r3, #31
 8001dea:	d5a5      	bpl.n	8001d38 <_printf_i+0x17c>
 8001dec:	6862      	ldr	r2, [r4, #4]
 8001dee:	6923      	ldr	r3, [r4, #16]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	dca1      	bgt.n	8001d38 <_printf_i+0x17c>
 8001df4:	2330      	movs	r3, #48	@ 0x30
 8001df6:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8001dfa:	f889 3000 	strb.w	r3, [r9]
 8001dfe:	e79b      	b.n	8001d38 <_printf_i+0x17c>
 8001e00:	8019      	strh	r1, [r3, #0]
 8001e02:	e71e      	b.n	8001c42 <_printf_i+0x86>
 8001e04:	f9b2 1000 	ldrsh.w	r1, [r2]
 8001e08:	4608      	mov	r0, r1
 8001e0a:	e768      	b.n	8001cde <_printf_i+0x122>
 8001e0c:	202d      	movs	r0, #45	@ 0x2d
 8001e0e:	2a00      	cmp	r2, #0
 8001e10:	60a2      	str	r2, [r4, #8]
 8001e12:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8001e16:	db02      	blt.n	8001e1e <_printf_i+0x262>
 8001e18:	f023 0304 	bic.w	r3, r3, #4
 8001e1c:	6023      	str	r3, [r4, #0]
 8001e1e:	250a      	movs	r5, #10
 8001e20:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <_printf_i+0x27c>)
 8001e22:	46ae      	mov	lr, r5
 8001e24:	4249      	negs	r1, r1
 8001e26:	e7ce      	b.n	8001dc6 <_printf_i+0x20a>
 8001e28:	7803      	ldrb	r3, [r0, #0]
 8001e2a:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8001e2e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001e32:	e77e      	b.n	8001d32 <_printf_i+0x176>
 8001e34:	6860      	ldr	r0, [r4, #4]
 8001e36:	e742      	b.n	8001cbe <_printf_i+0x102>
 8001e38:	08007d08 	.word	0x08007d08
 8001e3c:	08007d1c 	.word	0x08007d1c

08001e40 <_sniprintf_r>:
 8001e40:	b408      	push	{r3}
 8001e42:	b510      	push	{r4, lr}
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	4604      	mov	r4, r0
 8001e48:	b09d      	sub	sp, #116	@ 0x74
 8001e4a:	db34      	blt.n	8001eb6 <_sniprintf_r+0x76>
 8001e4c:	f44f 7c02 	mov.w	ip, #520	@ 0x208
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	f8ad c014 	strh.w	ip, [sp, #20]
 8001e58:	931b      	str	r3, [sp, #108]	@ 0x6c
 8001e5a:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8001e5e:	9102      	str	r1, [sp, #8]
 8001e60:	9106      	str	r1, [sp, #24]
 8001e62:	ab20      	add	r3, sp, #128	@ 0x80
 8001e64:	d015      	beq.n	8001e92 <_sniprintf_r+0x52>
 8001e66:	3a01      	subs	r2, #1
 8001e68:	9204      	str	r2, [sp, #16]
 8001e6a:	9207      	str	r2, [sp, #28]
 8001e6c:	a902      	add	r1, sp, #8
 8001e6e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8001e70:	9301      	str	r3, [sp, #4]
 8001e72:	f8ad c016 	strh.w	ip, [sp, #22]
 8001e76:	f000 ff0d 	bl	8002c94 <_svfiprintf_r>
 8001e7a:	1c42      	adds	r2, r0, #1
 8001e7c:	da01      	bge.n	8001e82 <_sniprintf_r+0x42>
 8001e7e:	238b      	movs	r3, #139	@ 0x8b
 8001e80:	6023      	str	r3, [r4, #0]
 8001e82:	2200      	movs	r2, #0
 8001e84:	9b02      	ldr	r3, [sp, #8]
 8001e86:	701a      	strb	r2, [r3, #0]
 8001e88:	b01d      	add	sp, #116	@ 0x74
 8001e8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e8e:	b001      	add	sp, #4
 8001e90:	4770      	bx	lr
 8001e92:	9204      	str	r2, [sp, #16]
 8001e94:	9207      	str	r2, [sp, #28]
 8001e96:	a902      	add	r1, sp, #8
 8001e98:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8001e9a:	9301      	str	r3, [sp, #4]
 8001e9c:	f8ad c016 	strh.w	ip, [sp, #22]
 8001ea0:	f000 fef8 	bl	8002c94 <_svfiprintf_r>
 8001ea4:	1c43      	adds	r3, r0, #1
 8001ea6:	da01      	bge.n	8001eac <_sniprintf_r+0x6c>
 8001ea8:	238b      	movs	r3, #139	@ 0x8b
 8001eaa:	6023      	str	r3, [r4, #0]
 8001eac:	b01d      	add	sp, #116	@ 0x74
 8001eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001eb2:	b001      	add	sp, #4
 8001eb4:	4770      	bx	lr
 8001eb6:	238b      	movs	r3, #139	@ 0x8b
 8001eb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ebc:	6023      	str	r3, [r4, #0]
 8001ebe:	e7f5      	b.n	8001eac <_sniprintf_r+0x6c>

08001ec0 <sniprintf>:
 8001ec0:	b40c      	push	{r2, r3}
 8001ec2:	b510      	push	{r4, lr}
 8001ec4:	4b20      	ldr	r3, [pc, #128]	@ (8001f48 <sniprintf+0x88>)
 8001ec6:	2900      	cmp	r1, #0
 8001ec8:	681c      	ldr	r4, [r3, #0]
 8001eca:	b09c      	sub	sp, #112	@ 0x70
 8001ecc:	db36      	blt.n	8001f3c <sniprintf+0x7c>
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8001ed6:	931b      	str	r3, [sp, #108]	@ 0x6c
 8001ed8:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8001edc:	9002      	str	r0, [sp, #8]
 8001ede:	9006      	str	r0, [sp, #24]
 8001ee0:	f8ad 2014 	strh.w	r2, [sp, #20]
 8001ee4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8001ee6:	d016      	beq.n	8001f16 <sniprintf+0x56>
 8001ee8:	3901      	subs	r1, #1
 8001eea:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8001eec:	9104      	str	r1, [sp, #16]
 8001eee:	9107      	str	r1, [sp, #28]
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	a902      	add	r1, sp, #8
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	f8ad c016 	strh.w	ip, [sp, #22]
 8001efa:	f000 fecb 	bl	8002c94 <_svfiprintf_r>
 8001efe:	1c42      	adds	r2, r0, #1
 8001f00:	da01      	bge.n	8001f06 <sniprintf+0x46>
 8001f02:	238b      	movs	r3, #139	@ 0x8b
 8001f04:	6023      	str	r3, [r4, #0]
 8001f06:	2200      	movs	r2, #0
 8001f08:	9b02      	ldr	r3, [sp, #8]
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	b01c      	add	sp, #112	@ 0x70
 8001f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f12:	b002      	add	sp, #8
 8001f14:	4770      	bx	lr
 8001f16:	9104      	str	r1, [sp, #16]
 8001f18:	9107      	str	r1, [sp, #28]
 8001f1a:	4620      	mov	r0, r4
 8001f1c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8001f1e:	a902      	add	r1, sp, #8
 8001f20:	9301      	str	r3, [sp, #4]
 8001f22:	f8ad c016 	strh.w	ip, [sp, #22]
 8001f26:	f000 feb5 	bl	8002c94 <_svfiprintf_r>
 8001f2a:	1c43      	adds	r3, r0, #1
 8001f2c:	da01      	bge.n	8001f32 <sniprintf+0x72>
 8001f2e:	238b      	movs	r3, #139	@ 0x8b
 8001f30:	6023      	str	r3, [r4, #0]
 8001f32:	b01c      	add	sp, #112	@ 0x70
 8001f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f38:	b002      	add	sp, #8
 8001f3a:	4770      	bx	lr
 8001f3c:	238b      	movs	r3, #139	@ 0x8b
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f42:	6023      	str	r3, [r4, #0]
 8001f44:	e7f5      	b.n	8001f32 <sniprintf+0x72>
 8001f46:	bf00      	nop
 8001f48:	20000000 	.word	0x20000000

08001f4c <strlen>:
 8001f4c:	f020 0103 	bic.w	r1, r0, #3
 8001f50:	f010 0003 	ands.w	r0, r0, #3
 8001f54:	f1c0 0000 	rsb	r0, r0, #0
 8001f58:	f851 3b04 	ldr.w	r3, [r1], #4
 8001f5c:	f100 0c04 	add.w	ip, r0, #4
 8001f60:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8001f64:	f06f 0200 	mvn.w	r2, #0
 8001f68:	bf1c      	itt	ne
 8001f6a:	fa22 f20c 	lsrne.w	r2, r2, ip
 8001f6e:	4313      	orrne	r3, r2
 8001f70:	f04f 0c01 	mov.w	ip, #1
 8001f74:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8001f78:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8001f7c:	eba3 020c 	sub.w	r2, r3, ip
 8001f80:	ea22 0203 	bic.w	r2, r2, r3
 8001f84:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8001f88:	bf04      	itt	eq
 8001f8a:	f851 3b04 	ldreq.w	r3, [r1], #4
 8001f8e:	3004      	addeq	r0, #4
 8001f90:	d0f4      	beq.n	8001f7c <strlen+0x30>
 8001f92:	f1c2 0100 	rsb	r1, r2, #0
 8001f96:	ea02 0201 	and.w	r2, r2, r1
 8001f9a:	fab2 f282 	clz	r2, r2
 8001f9e:	f1c2 021f 	rsb	r2, r2, #31
 8001fa2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8001fa6:	4770      	bx	lr

08001fa8 <__assert_func>:
 8001fa8:	4614      	mov	r4, r2
 8001faa:	b500      	push	{lr}
 8001fac:	461a      	mov	r2, r3
 8001fae:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <__assert_func+0x30>)
 8001fb0:	460d      	mov	r5, r1
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	b085      	sub	sp, #20
 8001fb6:	68de      	ldr	r6, [r3, #12]
 8001fb8:	4603      	mov	r3, r0
 8001fba:	b14c      	cbz	r4, 8001fd0 <__assert_func+0x28>
 8001fbc:	4907      	ldr	r1, [pc, #28]	@ (8001fdc <__assert_func+0x34>)
 8001fbe:	9101      	str	r1, [sp, #4]
 8001fc0:	4630      	mov	r0, r6
 8001fc2:	4907      	ldr	r1, [pc, #28]	@ (8001fe0 <__assert_func+0x38>)
 8001fc4:	9402      	str	r4, [sp, #8]
 8001fc6:	9500      	str	r5, [sp, #0]
 8001fc8:	f001 fb0e 	bl	80035e8 <fiprintf>
 8001fcc:	f001 f8d8 	bl	8003180 <abort>
 8001fd0:	4904      	ldr	r1, [pc, #16]	@ (8001fe4 <__assert_func+0x3c>)
 8001fd2:	460c      	mov	r4, r1
 8001fd4:	e7f3      	b.n	8001fbe <__assert_func+0x16>
 8001fd6:	bf00      	nop
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	08007d30 	.word	0x08007d30
 8001fe0:	08007d40 	.word	0x08007d40
 8001fe4:	08007d3c 	.word	0x08007d3c

08001fe8 <__assert>:
 8001fe8:	b508      	push	{r3, lr}
 8001fea:	4613      	mov	r3, r2
 8001fec:	2200      	movs	r2, #0
 8001fee:	f7ff ffdb 	bl	8001fa8 <__assert_func>
 8001ff2:	bf00      	nop

08001ff4 <_Balloc>:
 8001ff4:	b570      	push	{r4, r5, r6, lr}
 8001ff6:	69c6      	ldr	r6, [r0, #28]
 8001ff8:	4605      	mov	r5, r0
 8001ffa:	460c      	mov	r4, r1
 8001ffc:	b15e      	cbz	r6, 8002016 <_Balloc+0x22>
 8001ffe:	68f3      	ldr	r3, [r6, #12]
 8002000:	b1a3      	cbz	r3, 800202c <_Balloc+0x38>
 8002002:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002006:	b1e8      	cbz	r0, 8002044 <_Balloc+0x50>
 8002008:	6802      	ldr	r2, [r0, #0]
 800200a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800200e:	2300      	movs	r3, #0
 8002010:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8002014:	bd70      	pop	{r4, r5, r6, pc}
 8002016:	2010      	movs	r0, #16
 8002018:	f7ff fd2e 	bl	8001a78 <malloc>
 800201c:	4606      	mov	r6, r0
 800201e:	61e8      	str	r0, [r5, #28]
 8002020:	b1e8      	cbz	r0, 800205e <_Balloc+0x6a>
 8002022:	2300      	movs	r3, #0
 8002024:	e9c0 3300 	strd	r3, r3, [r0]
 8002028:	e9c0 3302 	strd	r3, r3, [r0, #8]
 800202c:	2221      	movs	r2, #33	@ 0x21
 800202e:	2104      	movs	r1, #4
 8002030:	4628      	mov	r0, r5
 8002032:	f001 f979 	bl	8003328 <_calloc_r>
 8002036:	69eb      	ldr	r3, [r5, #28]
 8002038:	60f0      	str	r0, [r6, #12]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1e0      	bne.n	8002002 <_Balloc+0xe>
 8002040:	2000      	movs	r0, #0
 8002042:	bd70      	pop	{r4, r5, r6, pc}
 8002044:	2101      	movs	r1, #1
 8002046:	4628      	mov	r0, r5
 8002048:	fa01 f504 	lsl.w	r5, r1, r4
 800204c:	1d6a      	adds	r2, r5, #5
 800204e:	0092      	lsls	r2, r2, #2
 8002050:	f001 f96a 	bl	8003328 <_calloc_r>
 8002054:	2800      	cmp	r0, #0
 8002056:	d0f3      	beq.n	8002040 <_Balloc+0x4c>
 8002058:	e9c0 4501 	strd	r4, r5, [r0, #4]
 800205c:	e7d7      	b.n	800200e <_Balloc+0x1a>
 800205e:	4602      	mov	r2, r0
 8002060:	216b      	movs	r1, #107	@ 0x6b
 8002062:	4b02      	ldr	r3, [pc, #8]	@ (800206c <_Balloc+0x78>)
 8002064:	4802      	ldr	r0, [pc, #8]	@ (8002070 <_Balloc+0x7c>)
 8002066:	f7ff ff9f 	bl	8001fa8 <__assert_func>
 800206a:	bf00      	nop
 800206c:	08007cb0 	.word	0x08007cb0
 8002070:	08007d70 	.word	0x08007d70

08002074 <_Bfree>:
 8002074:	b570      	push	{r4, r5, r6, lr}
 8002076:	69c6      	ldr	r6, [r0, #28]
 8002078:	4605      	mov	r5, r0
 800207a:	460c      	mov	r4, r1
 800207c:	b14e      	cbz	r6, 8002092 <_Bfree+0x1e>
 800207e:	b13c      	cbz	r4, 8002090 <_Bfree+0x1c>
 8002080:	69eb      	ldr	r3, [r5, #28]
 8002082:	6862      	ldr	r2, [r4, #4]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800208a:	6021      	str	r1, [r4, #0]
 800208c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8002090:	bd70      	pop	{r4, r5, r6, pc}
 8002092:	2010      	movs	r0, #16
 8002094:	f7ff fcf0 	bl	8001a78 <malloc>
 8002098:	61e8      	str	r0, [r5, #28]
 800209a:	b120      	cbz	r0, 80020a6 <_Bfree+0x32>
 800209c:	e9c0 6600 	strd	r6, r6, [r0]
 80020a0:	e9c0 6602 	strd	r6, r6, [r0, #8]
 80020a4:	e7eb      	b.n	800207e <_Bfree+0xa>
 80020a6:	4602      	mov	r2, r0
 80020a8:	218f      	movs	r1, #143	@ 0x8f
 80020aa:	4b02      	ldr	r3, [pc, #8]	@ (80020b4 <_Bfree+0x40>)
 80020ac:	4802      	ldr	r0, [pc, #8]	@ (80020b8 <_Bfree+0x44>)
 80020ae:	f7ff ff7b 	bl	8001fa8 <__assert_func>
 80020b2:	bf00      	nop
 80020b4:	08007cb0 	.word	0x08007cb0
 80020b8:	08007d70 	.word	0x08007d70

080020bc <__multadd>:
 80020bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020c0:	f04f 0e00 	mov.w	lr, #0
 80020c4:	460e      	mov	r6, r1
 80020c6:	461c      	mov	r4, r3
 80020c8:	690d      	ldr	r5, [r1, #16]
 80020ca:	4607      	mov	r7, r0
 80020cc:	f101 0014 	add.w	r0, r1, #20
 80020d0:	6801      	ldr	r1, [r0, #0]
 80020d2:	f10e 0e01 	add.w	lr, lr, #1
 80020d6:	b28b      	uxth	r3, r1
 80020d8:	fb02 4303 	mla	r3, r2, r3, r4
 80020dc:	0c09      	lsrs	r1, r1, #16
 80020de:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80020e2:	fb02 cc01 	mla	ip, r2, r1, ip
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 80020ec:	4575      	cmp	r5, lr
 80020ee:	f840 3b04 	str.w	r3, [r0], #4
 80020f2:	ea4f 441c 	mov.w	r4, ip, lsr #16
 80020f6:	dceb      	bgt.n	80020d0 <__multadd+0x14>
 80020f8:	b13c      	cbz	r4, 800210a <__multadd+0x4e>
 80020fa:	68b3      	ldr	r3, [r6, #8]
 80020fc:	42ab      	cmp	r3, r5
 80020fe:	dd07      	ble.n	8002110 <__multadd+0x54>
 8002100:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 8002104:	3501      	adds	r5, #1
 8002106:	615c      	str	r4, [r3, #20]
 8002108:	6135      	str	r5, [r6, #16]
 800210a:	4630      	mov	r0, r6
 800210c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002110:	6871      	ldr	r1, [r6, #4]
 8002112:	4638      	mov	r0, r7
 8002114:	3101      	adds	r1, #1
 8002116:	f7ff ff6d 	bl	8001ff4 <_Balloc>
 800211a:	4680      	mov	r8, r0
 800211c:	b190      	cbz	r0, 8002144 <__multadd+0x88>
 800211e:	6932      	ldr	r2, [r6, #16]
 8002120:	f106 010c 	add.w	r1, r6, #12
 8002124:	3202      	adds	r2, #2
 8002126:	0092      	lsls	r2, r2, #2
 8002128:	300c      	adds	r0, #12
 800212a:	f7ff fc25 	bl	8001978 <memcpy>
 800212e:	4631      	mov	r1, r6
 8002130:	4646      	mov	r6, r8
 8002132:	4638      	mov	r0, r7
 8002134:	f7ff ff9e 	bl	8002074 <_Bfree>
 8002138:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800213c:	3501      	adds	r5, #1
 800213e:	615c      	str	r4, [r3, #20]
 8002140:	6135      	str	r5, [r6, #16]
 8002142:	e7e2      	b.n	800210a <__multadd+0x4e>
 8002144:	4602      	mov	r2, r0
 8002146:	21ba      	movs	r1, #186	@ 0xba
 8002148:	4b01      	ldr	r3, [pc, #4]	@ (8002150 <__multadd+0x94>)
 800214a:	4802      	ldr	r0, [pc, #8]	@ (8002154 <__multadd+0x98>)
 800214c:	f7ff ff2c 	bl	8001fa8 <__assert_func>
 8002150:	08007cf4 	.word	0x08007cf4
 8002154:	08007d70 	.word	0x08007d70

08002158 <__s2b>:
 8002158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800215c:	461e      	mov	r6, r3
 800215e:	460c      	mov	r4, r1
 8002160:	4926      	ldr	r1, [pc, #152]	@ (80021fc <__s2b+0xa4>)
 8002162:	3308      	adds	r3, #8
 8002164:	4617      	mov	r7, r2
 8002166:	fb81 2c03 	smull	r2, ip, r1, r3
 800216a:	2e09      	cmp	r6, #9
 800216c:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8002170:	4605      	mov	r5, r0
 8002172:	ebc3 036c 	rsb	r3, r3, ip, asr #1
 8002176:	dd39      	ble.n	80021ec <__s2b+0x94>
 8002178:	f04f 0c01 	mov.w	ip, #1
 800217c:	2100      	movs	r1, #0
 800217e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8002182:	4563      	cmp	r3, ip
 8002184:	f101 0101 	add.w	r1, r1, #1
 8002188:	dcf9      	bgt.n	800217e <__s2b+0x26>
 800218a:	4628      	mov	r0, r5
 800218c:	f7ff ff32 	bl	8001ff4 <_Balloc>
 8002190:	4601      	mov	r1, r0
 8002192:	b368      	cbz	r0, 80021f0 <__s2b+0x98>
 8002194:	9b08      	ldr	r3, [sp, #32]
 8002196:	2f09      	cmp	r7, #9
 8002198:	6143      	str	r3, [r0, #20]
 800219a:	f04f 0301 	mov.w	r3, #1
 800219e:	6103      	str	r3, [r0, #16]
 80021a0:	dc12      	bgt.n	80021c8 <__s2b+0x70>
 80021a2:	2709      	movs	r7, #9
 80021a4:	340a      	adds	r4, #10
 80021a6:	42be      	cmp	r6, r7
 80021a8:	dd0b      	ble.n	80021c2 <__s2b+0x6a>
 80021aa:	1bf6      	subs	r6, r6, r7
 80021ac:	4426      	add	r6, r4
 80021ae:	f814 3b01 	ldrb.w	r3, [r4], #1
 80021b2:	220a      	movs	r2, #10
 80021b4:	4628      	mov	r0, r5
 80021b6:	3b30      	subs	r3, #48	@ 0x30
 80021b8:	f7ff ff80 	bl	80020bc <__multadd>
 80021bc:	42b4      	cmp	r4, r6
 80021be:	4601      	mov	r1, r0
 80021c0:	d1f5      	bne.n	80021ae <__s2b+0x56>
 80021c2:	4608      	mov	r0, r1
 80021c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80021c8:	f104 0909 	add.w	r9, r4, #9
 80021cc:	46c8      	mov	r8, r9
 80021ce:	443c      	add	r4, r7
 80021d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80021d4:	220a      	movs	r2, #10
 80021d6:	4628      	mov	r0, r5
 80021d8:	3b30      	subs	r3, #48	@ 0x30
 80021da:	f7ff ff6f 	bl	80020bc <__multadd>
 80021de:	45a0      	cmp	r8, r4
 80021e0:	4601      	mov	r1, r0
 80021e2:	d1f5      	bne.n	80021d0 <__s2b+0x78>
 80021e4:	f1a7 0408 	sub.w	r4, r7, #8
 80021e8:	444c      	add	r4, r9
 80021ea:	e7dc      	b.n	80021a6 <__s2b+0x4e>
 80021ec:	2100      	movs	r1, #0
 80021ee:	e7cc      	b.n	800218a <__s2b+0x32>
 80021f0:	4602      	mov	r2, r0
 80021f2:	21d3      	movs	r1, #211	@ 0xd3
 80021f4:	4b02      	ldr	r3, [pc, #8]	@ (8002200 <__s2b+0xa8>)
 80021f6:	4803      	ldr	r0, [pc, #12]	@ (8002204 <__s2b+0xac>)
 80021f8:	f7ff fed6 	bl	8001fa8 <__assert_func>
 80021fc:	38e38e39 	.word	0x38e38e39
 8002200:	08007cf4 	.word	0x08007cf4
 8002204:	08007d70 	.word	0x08007d70

08002208 <__hi0bits>:
 8002208:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800220c:	4603      	mov	r3, r0
 800220e:	bf3a      	itte	cc
 8002210:	2010      	movcc	r0, #16
 8002212:	4083      	lslcc	r3, r0
 8002214:	2000      	movcs	r0, #0
 8002216:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800221a:	bf3c      	itt	cc
 800221c:	021b      	lslcc	r3, r3, #8
 800221e:	3008      	addcc	r0, #8
 8002220:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002224:	bf3c      	itt	cc
 8002226:	011b      	lslcc	r3, r3, #4
 8002228:	3004      	addcc	r0, #4
 800222a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800222e:	d303      	bcc.n	8002238 <__hi0bits+0x30>
 8002230:	2b00      	cmp	r3, #0
 8002232:	db06      	blt.n	8002242 <__hi0bits+0x3a>
 8002234:	3001      	adds	r0, #1
 8002236:	4770      	bx	lr
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	d403      	bmi.n	8002244 <__hi0bits+0x3c>
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	d403      	bmi.n	8002248 <__hi0bits+0x40>
 8002240:	2020      	movs	r0, #32
 8002242:	4770      	bx	lr
 8002244:	3002      	adds	r0, #2
 8002246:	4770      	bx	lr
 8002248:	3003      	adds	r0, #3
 800224a:	4770      	bx	lr

0800224c <__lo0bits>:
 800224c:	6803      	ldr	r3, [r0, #0]
 800224e:	4601      	mov	r1, r0
 8002250:	f013 0207 	ands.w	r2, r3, #7
 8002254:	d009      	beq.n	800226a <__lo0bits+0x1e>
 8002256:	07da      	lsls	r2, r3, #31
 8002258:	d421      	bmi.n	800229e <__lo0bits+0x52>
 800225a:	0798      	lsls	r0, r3, #30
 800225c:	bf4b      	itete	mi
 800225e:	085b      	lsrmi	r3, r3, #1
 8002260:	089b      	lsrpl	r3, r3, #2
 8002262:	2001      	movmi	r0, #1
 8002264:	2002      	movpl	r0, #2
 8002266:	600b      	str	r3, [r1, #0]
 8002268:	4770      	bx	lr
 800226a:	b298      	uxth	r0, r3
 800226c:	b1a0      	cbz	r0, 8002298 <__lo0bits+0x4c>
 800226e:	4610      	mov	r0, r2
 8002270:	b2da      	uxtb	r2, r3
 8002272:	b90a      	cbnz	r2, 8002278 <__lo0bits+0x2c>
 8002274:	3008      	adds	r0, #8
 8002276:	0a1b      	lsrs	r3, r3, #8
 8002278:	071a      	lsls	r2, r3, #28
 800227a:	bf04      	itt	eq
 800227c:	091b      	lsreq	r3, r3, #4
 800227e:	3004      	addeq	r0, #4
 8002280:	079a      	lsls	r2, r3, #30
 8002282:	bf04      	itt	eq
 8002284:	089b      	lsreq	r3, r3, #2
 8002286:	3002      	addeq	r0, #2
 8002288:	07da      	lsls	r2, r3, #31
 800228a:	d403      	bmi.n	8002294 <__lo0bits+0x48>
 800228c:	085b      	lsrs	r3, r3, #1
 800228e:	f100 0001 	add.w	r0, r0, #1
 8002292:	d006      	beq.n	80022a2 <__lo0bits+0x56>
 8002294:	600b      	str	r3, [r1, #0]
 8002296:	4770      	bx	lr
 8002298:	2010      	movs	r0, #16
 800229a:	40c3      	lsrs	r3, r0
 800229c:	e7e8      	b.n	8002270 <__lo0bits+0x24>
 800229e:	2000      	movs	r0, #0
 80022a0:	4770      	bx	lr
 80022a2:	2020      	movs	r0, #32
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop

080022a8 <__i2b>:
 80022a8:	b510      	push	{r4, lr}
 80022aa:	460c      	mov	r4, r1
 80022ac:	2101      	movs	r1, #1
 80022ae:	f7ff fea1 	bl	8001ff4 <_Balloc>
 80022b2:	4602      	mov	r2, r0
 80022b4:	b118      	cbz	r0, 80022be <__i2b+0x16>
 80022b6:	2301      	movs	r3, #1
 80022b8:	e9c0 3404 	strd	r3, r4, [r0, #16]
 80022bc:	bd10      	pop	{r4, pc}
 80022be:	f240 1145 	movw	r1, #325	@ 0x145
 80022c2:	4b02      	ldr	r3, [pc, #8]	@ (80022cc <__i2b+0x24>)
 80022c4:	4802      	ldr	r0, [pc, #8]	@ (80022d0 <__i2b+0x28>)
 80022c6:	f7ff fe6f 	bl	8001fa8 <__assert_func>
 80022ca:	bf00      	nop
 80022cc:	08007cf4 	.word	0x08007cf4
 80022d0:	08007d70 	.word	0x08007d70

080022d4 <__multiply>:
 80022d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d8:	f8d1 8010 	ldr.w	r8, [r1, #16]
 80022dc:	6915      	ldr	r5, [r2, #16]
 80022de:	460e      	mov	r6, r1
 80022e0:	45a8      	cmp	r8, r5
 80022e2:	4692      	mov	sl, r2
 80022e4:	b085      	sub	sp, #20
 80022e6:	db05      	blt.n	80022f4 <__multiply+0x20>
 80022e8:	462a      	mov	r2, r5
 80022ea:	4653      	mov	r3, sl
 80022ec:	4645      	mov	r5, r8
 80022ee:	468a      	mov	sl, r1
 80022f0:	4690      	mov	r8, r2
 80022f2:	461e      	mov	r6, r3
 80022f4:	f8da 3008 	ldr.w	r3, [sl, #8]
 80022f8:	f8da 1004 	ldr.w	r1, [sl, #4]
 80022fc:	eb05 0408 	add.w	r4, r5, r8
 8002300:	42a3      	cmp	r3, r4
 8002302:	bfb8      	it	lt
 8002304:	3101      	addlt	r1, #1
 8002306:	f7ff fe75 	bl	8001ff4 <_Balloc>
 800230a:	2800      	cmp	r0, #0
 800230c:	f000 8089 	beq.w	8002422 <__multiply+0x14e>
 8002310:	f100 0714 	add.w	r7, r0, #20
 8002314:	eb07 0e84 	add.w	lr, r7, r4, lsl #2
 8002318:	4577      	cmp	r7, lr
 800231a:	d205      	bcs.n	8002328 <__multiply+0x54>
 800231c:	463b      	mov	r3, r7
 800231e:	2200      	movs	r2, #0
 8002320:	f843 2b04 	str.w	r2, [r3], #4
 8002324:	459e      	cmp	lr, r3
 8002326:	d8fb      	bhi.n	8002320 <__multiply+0x4c>
 8002328:	3614      	adds	r6, #20
 800232a:	eb06 0888 	add.w	r8, r6, r8, lsl #2
 800232e:	f10a 0914 	add.w	r9, sl, #20
 8002332:	4546      	cmp	r6, r8
 8002334:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8002338:	d266      	bcs.n	8002408 <__multiply+0x134>
 800233a:	eba5 030a 	sub.w	r3, r5, sl
 800233e:	3b15      	subs	r3, #21
 8002340:	f023 0303 	bic.w	r3, r3, #3
 8002344:	f10a 0a15 	add.w	sl, sl, #21
 8002348:	3304      	adds	r3, #4
 800234a:	4555      	cmp	r5, sl
 800234c:	bf2c      	ite	cs
 800234e:	469b      	movcs	fp, r3
 8002350:	f04f 0b04 	movcc.w	fp, #4
 8002354:	f8cd e008 	str.w	lr, [sp, #8]
 8002358:	4682      	mov	sl, r0
 800235a:	46ae      	mov	lr, r5
 800235c:	9403      	str	r4, [sp, #12]
 800235e:	e005      	b.n	800236c <__multiply+0x98>
 8002360:	0c09      	lsrs	r1, r1, #16
 8002362:	d12a      	bne.n	80023ba <__multiply+0xe6>
 8002364:	45b0      	cmp	r8, r6
 8002366:	f107 0704 	add.w	r7, r7, #4
 800236a:	d94a      	bls.n	8002402 <__multiply+0x12e>
 800236c:	f856 1b04 	ldr.w	r1, [r6], #4
 8002370:	b28d      	uxth	r5, r1
 8002372:	2d00      	cmp	r5, #0
 8002374:	d0f4      	beq.n	8002360 <__multiply+0x8c>
 8002376:	46cc      	mov	ip, r9
 8002378:	463c      	mov	r4, r7
 800237a:	2300      	movs	r3, #0
 800237c:	9601      	str	r6, [sp, #4]
 800237e:	f85c 0b04 	ldr.w	r0, [ip], #4
 8002382:	6821      	ldr	r1, [r4, #0]
 8002384:	b286      	uxth	r6, r0
 8002386:	b28a      	uxth	r2, r1
 8002388:	fb05 2206 	mla	r2, r5, r6, r2
 800238c:	0c00      	lsrs	r0, r0, #16
 800238e:	0c09      	lsrs	r1, r1, #16
 8002390:	fb05 1100 	mla	r1, r5, r0, r1
 8002394:	441a      	add	r2, r3
 8002396:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800239a:	b292      	uxth	r2, r2
 800239c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80023a0:	45e6      	cmp	lr, ip
 80023a2:	f844 2b04 	str.w	r2, [r4], #4
 80023a6:	ea4f 4311 	mov.w	r3, r1, lsr #16
 80023aa:	d8e8      	bhi.n	800237e <__multiply+0xaa>
 80023ac:	9e01      	ldr	r6, [sp, #4]
 80023ae:	f847 300b 	str.w	r3, [r7, fp]
 80023b2:	f856 1c04 	ldr.w	r1, [r6, #-4]
 80023b6:	0c09      	lsrs	r1, r1, #16
 80023b8:	d0d4      	beq.n	8002364 <__multiply+0x90>
 80023ba:	2200      	movs	r2, #0
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	4648      	mov	r0, r9
 80023c0:	461d      	mov	r5, r3
 80023c2:	463c      	mov	r4, r7
 80023c4:	4694      	mov	ip, r2
 80023c6:	8802      	ldrh	r2, [r0, #0]
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	fb01 c202 	mla	r2, r1, r2, ip
 80023ce:	eb02 4215 	add.w	r2, r2, r5, lsr #16
 80023d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80023d6:	f844 3b04 	str.w	r3, [r4], #4
 80023da:	f850 3b04 	ldr.w	r3, [r0], #4
 80023de:	6825      	ldr	r5, [r4, #0]
 80023e0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80023e4:	b2ab      	uxth	r3, r5
 80023e6:	fb01 330c 	mla	r3, r1, ip, r3
 80023ea:	4570      	cmp	r0, lr
 80023ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80023f0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80023f4:	d3e7      	bcc.n	80023c6 <__multiply+0xf2>
 80023f6:	45b0      	cmp	r8, r6
 80023f8:	f847 300b 	str.w	r3, [r7, fp]
 80023fc:	f107 0704 	add.w	r7, r7, #4
 8002400:	d8b4      	bhi.n	800236c <__multiply+0x98>
 8002402:	e9dd e402 	ldrd	lr, r4, [sp, #8]
 8002406:	4650      	mov	r0, sl
 8002408:	2c00      	cmp	r4, #0
 800240a:	dc02      	bgt.n	8002412 <__multiply+0x13e>
 800240c:	e005      	b.n	800241a <__multiply+0x146>
 800240e:	3c01      	subs	r4, #1
 8002410:	d003      	beq.n	800241a <__multiply+0x146>
 8002412:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f9      	beq.n	800240e <__multiply+0x13a>
 800241a:	6104      	str	r4, [r0, #16]
 800241c:	b005      	add	sp, #20
 800241e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002422:	4602      	mov	r2, r0
 8002424:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8002428:	4b01      	ldr	r3, [pc, #4]	@ (8002430 <__multiply+0x15c>)
 800242a:	4802      	ldr	r0, [pc, #8]	@ (8002434 <__multiply+0x160>)
 800242c:	f7ff fdbc 	bl	8001fa8 <__assert_func>
 8002430:	08007cf4 	.word	0x08007cf4
 8002434:	08007d70 	.word	0x08007d70

08002438 <__pow5mult>:
 8002438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800243c:	f012 0303 	ands.w	r3, r2, #3
 8002440:	4614      	mov	r4, r2
 8002442:	4607      	mov	r7, r0
 8002444:	b082      	sub	sp, #8
 8002446:	d12d      	bne.n	80024a4 <__pow5mult+0x6c>
 8002448:	460e      	mov	r6, r1
 800244a:	10a4      	asrs	r4, r4, #2
 800244c:	d01c      	beq.n	8002488 <__pow5mult+0x50>
 800244e:	69fa      	ldr	r2, [r7, #28]
 8002450:	b38a      	cbz	r2, 80024b6 <__pow5mult+0x7e>
 8002452:	6895      	ldr	r5, [r2, #8]
 8002454:	2d00      	cmp	r5, #0
 8002456:	d039      	beq.n	80024cc <__pow5mult+0x94>
 8002458:	07e3      	lsls	r3, r4, #31
 800245a:	f04f 0800 	mov.w	r8, #0
 800245e:	d406      	bmi.n	800246e <__pow5mult+0x36>
 8002460:	1064      	asrs	r4, r4, #1
 8002462:	d011      	beq.n	8002488 <__pow5mult+0x50>
 8002464:	6828      	ldr	r0, [r5, #0]
 8002466:	b198      	cbz	r0, 8002490 <__pow5mult+0x58>
 8002468:	4605      	mov	r5, r0
 800246a:	07e3      	lsls	r3, r4, #31
 800246c:	d5f8      	bpl.n	8002460 <__pow5mult+0x28>
 800246e:	4631      	mov	r1, r6
 8002470:	462a      	mov	r2, r5
 8002472:	4638      	mov	r0, r7
 8002474:	f7ff ff2e 	bl	80022d4 <__multiply>
 8002478:	4603      	mov	r3, r0
 800247a:	4631      	mov	r1, r6
 800247c:	4638      	mov	r0, r7
 800247e:	461e      	mov	r6, r3
 8002480:	f7ff fdf8 	bl	8002074 <_Bfree>
 8002484:	1064      	asrs	r4, r4, #1
 8002486:	d1ed      	bne.n	8002464 <__pow5mult+0x2c>
 8002488:	4630      	mov	r0, r6
 800248a:	b002      	add	sp, #8
 800248c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002490:	462a      	mov	r2, r5
 8002492:	4629      	mov	r1, r5
 8002494:	4638      	mov	r0, r7
 8002496:	f7ff ff1d 	bl	80022d4 <__multiply>
 800249a:	6028      	str	r0, [r5, #0]
 800249c:	4605      	mov	r5, r0
 800249e:	f8c0 8000 	str.w	r8, [r0]
 80024a2:	e7e2      	b.n	800246a <__pow5mult+0x32>
 80024a4:	4a18      	ldr	r2, [pc, #96]	@ (8002508 <__pow5mult+0xd0>)
 80024a6:	3b01      	subs	r3, #1
 80024a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024ac:	2300      	movs	r3, #0
 80024ae:	f7ff fe05 	bl	80020bc <__multadd>
 80024b2:	4606      	mov	r6, r0
 80024b4:	e7c9      	b.n	800244a <__pow5mult+0x12>
 80024b6:	2010      	movs	r0, #16
 80024b8:	f7ff fade 	bl	8001a78 <malloc>
 80024bc:	4602      	mov	r2, r0
 80024be:	61f8      	str	r0, [r7, #28]
 80024c0:	b1e0      	cbz	r0, 80024fc <__pow5mult+0xc4>
 80024c2:	2300      	movs	r3, #0
 80024c4:	e9c0 3300 	strd	r3, r3, [r0]
 80024c8:	e9c0 3302 	strd	r3, r3, [r0, #8]
 80024cc:	2101      	movs	r1, #1
 80024ce:	4638      	mov	r0, r7
 80024d0:	9201      	str	r2, [sp, #4]
 80024d2:	f7ff fd8f 	bl	8001ff4 <_Balloc>
 80024d6:	9a01      	ldr	r2, [sp, #4]
 80024d8:	4605      	mov	r5, r0
 80024da:	b140      	cbz	r0, 80024ee <__pow5mult+0xb6>
 80024dc:	2301      	movs	r3, #1
 80024de:	f240 2171 	movw	r1, #625	@ 0x271
 80024e2:	e9c0 3104 	strd	r3, r1, [r0, #16]
 80024e6:	2300      	movs	r3, #0
 80024e8:	6090      	str	r0, [r2, #8]
 80024ea:	6003      	str	r3, [r0, #0]
 80024ec:	e7b4      	b.n	8002458 <__pow5mult+0x20>
 80024ee:	4602      	mov	r2, r0
 80024f0:	f240 1145 	movw	r1, #325	@ 0x145
 80024f4:	4b05      	ldr	r3, [pc, #20]	@ (800250c <__pow5mult+0xd4>)
 80024f6:	4806      	ldr	r0, [pc, #24]	@ (8002510 <__pow5mult+0xd8>)
 80024f8:	f7ff fd56 	bl	8001fa8 <__assert_func>
 80024fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8002500:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <__pow5mult+0xdc>)
 8002502:	4803      	ldr	r0, [pc, #12]	@ (8002510 <__pow5mult+0xd8>)
 8002504:	f7ff fd50 	bl	8001fa8 <__assert_func>
 8002508:	08007a20 	.word	0x08007a20
 800250c:	08007cf4 	.word	0x08007cf4
 8002510:	08007d70 	.word	0x08007d70
 8002514:	08007cb0 	.word	0x08007cb0

08002518 <__lshift>:
 8002518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800251c:	460d      	mov	r5, r1
 800251e:	692f      	ldr	r7, [r5, #16]
 8002520:	68ab      	ldr	r3, [r5, #8]
 8002522:	eb07 1762 	add.w	r7, r7, r2, asr #5
 8002526:	1c7c      	adds	r4, r7, #1
 8002528:	429c      	cmp	r4, r3
 800252a:	4691      	mov	r9, r2
 800252c:	4606      	mov	r6, r0
 800252e:	6849      	ldr	r1, [r1, #4]
 8002530:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8002534:	dd04      	ble.n	8002540 <__lshift+0x28>
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	429c      	cmp	r4, r3
 800253a:	f101 0101 	add.w	r1, r1, #1
 800253e:	dcfa      	bgt.n	8002536 <__lshift+0x1e>
 8002540:	4630      	mov	r0, r6
 8002542:	f7ff fd57 	bl	8001ff4 <_Balloc>
 8002546:	4680      	mov	r8, r0
 8002548:	2800      	cmp	r0, #0
 800254a:	d04e      	beq.n	80025ea <__lshift+0xd2>
 800254c:	f1ba 0f00 	cmp.w	sl, #0
 8002550:	f100 0014 	add.w	r0, r0, #20
 8002554:	dd0e      	ble.n	8002574 <__lshift+0x5c>
 8002556:	4603      	mov	r3, r0
 8002558:	2100      	movs	r1, #0
 800255a:	f10a 0205 	add.w	r2, sl, #5
 800255e:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8002562:	eb08 0282 	add.w	r2, r8, r2, lsl #2
 8002566:	f843 1b04 	str.w	r1, [r3], #4
 800256a:	4293      	cmp	r3, r2
 800256c:	d1fb      	bne.n	8002566 <__lshift+0x4e>
 800256e:	f1ac 0314 	sub.w	r3, ip, #20
 8002572:	4418      	add	r0, r3
 8002574:	6929      	ldr	r1, [r5, #16]
 8002576:	f105 0314 	add.w	r3, r5, #20
 800257a:	f019 091f 	ands.w	r9, r9, #31
 800257e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8002582:	d02a      	beq.n	80025da <__lshift+0xc2>
 8002584:	4684      	mov	ip, r0
 8002586:	f04f 0a00 	mov.w	sl, #0
 800258a:	f1c9 0e20 	rsb	lr, r9, #32
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	fa02 f209 	lsl.w	r2, r2, r9
 8002594:	ea42 020a 	orr.w	r2, r2, sl
 8002598:	f84c 2b04 	str.w	r2, [ip], #4
 800259c:	f853 2b04 	ldr.w	r2, [r3], #4
 80025a0:	4299      	cmp	r1, r3
 80025a2:	fa22 fa0e 	lsr.w	sl, r2, lr
 80025a6:	d8f2      	bhi.n	800258e <__lshift+0x76>
 80025a8:	1b4b      	subs	r3, r1, r5
 80025aa:	3b15      	subs	r3, #21
 80025ac:	f023 0303 	bic.w	r3, r3, #3
 80025b0:	3304      	adds	r3, #4
 80025b2:	f105 0215 	add.w	r2, r5, #21
 80025b6:	4291      	cmp	r1, r2
 80025b8:	bf38      	it	cc
 80025ba:	2304      	movcc	r3, #4
 80025bc:	f840 a003 	str.w	sl, [r0, r3]
 80025c0:	f1ba 0f00 	cmp.w	sl, #0
 80025c4:	d100      	bne.n	80025c8 <__lshift+0xb0>
 80025c6:	463c      	mov	r4, r7
 80025c8:	4630      	mov	r0, r6
 80025ca:	4629      	mov	r1, r5
 80025cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80025d0:	f7ff fd50 	bl	8002074 <_Bfree>
 80025d4:	4640      	mov	r0, r8
 80025d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025da:	3804      	subs	r0, #4
 80025dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80025e0:	4299      	cmp	r1, r3
 80025e2:	f840 2f04 	str.w	r2, [r0, #4]!
 80025e6:	d8f9      	bhi.n	80025dc <__lshift+0xc4>
 80025e8:	e7ed      	b.n	80025c6 <__lshift+0xae>
 80025ea:	4602      	mov	r2, r0
 80025ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80025f0:	4b01      	ldr	r3, [pc, #4]	@ (80025f8 <__lshift+0xe0>)
 80025f2:	4802      	ldr	r0, [pc, #8]	@ (80025fc <__lshift+0xe4>)
 80025f4:	f7ff fcd8 	bl	8001fa8 <__assert_func>
 80025f8:	08007cf4 	.word	0x08007cf4
 80025fc:	08007d70 	.word	0x08007d70

08002600 <__mcmp>:
 8002600:	4684      	mov	ip, r0
 8002602:	690b      	ldr	r3, [r1, #16]
 8002604:	6900      	ldr	r0, [r0, #16]
 8002606:	1ac0      	subs	r0, r0, r3
 8002608:	d115      	bne.n	8002636 <__mcmp+0x36>
 800260a:	f10c 0c14 	add.w	ip, ip, #20
 800260e:	3114      	adds	r1, #20
 8002610:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 8002614:	b410      	push	{r4}
 8002616:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800261a:	e001      	b.n	8002620 <__mcmp+0x20>
 800261c:	4594      	cmp	ip, r2
 800261e:	d208      	bcs.n	8002632 <__mcmp+0x32>
 8002620:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 8002624:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8002628:	428c      	cmp	r4, r1
 800262a:	d0f7      	beq.n	800261c <__mcmp+0x1c>
 800262c:	d204      	bcs.n	8002638 <__mcmp+0x38>
 800262e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002632:	bc10      	pop	{r4}
 8002634:	4770      	bx	lr
 8002636:	4770      	bx	lr
 8002638:	2001      	movs	r0, #1
 800263a:	bc10      	pop	{r4}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop

08002640 <__mdiff>:
 8002640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002644:	4614      	mov	r4, r2
 8002646:	690a      	ldr	r2, [r1, #16]
 8002648:	6923      	ldr	r3, [r4, #16]
 800264a:	4688      	mov	r8, r1
 800264c:	1ad2      	subs	r2, r2, r3
 800264e:	2a00      	cmp	r2, #0
 8002650:	b083      	sub	sp, #12
 8002652:	f040 8088 	bne.w	8002766 <__mdiff+0x126>
 8002656:	f101 0614 	add.w	r6, r1, #20
 800265a:	f104 0214 	add.w	r2, r4, #20
 800265e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8002662:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002666:	e001      	b.n	800266c <__mdiff+0x2c>
 8002668:	429e      	cmp	r6, r3
 800266a:	d27f      	bcs.n	800276c <__mdiff+0x12c>
 800266c:	f853 5d04 	ldr.w	r5, [r3, #-4]!
 8002670:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8002674:	428d      	cmp	r5, r1
 8002676:	d0f7      	beq.n	8002668 <__mdiff+0x28>
 8002678:	d376      	bcc.n	8002768 <__mdiff+0x128>
 800267a:	4623      	mov	r3, r4
 800267c:	2500      	movs	r5, #0
 800267e:	4644      	mov	r4, r8
 8002680:	4698      	mov	r8, r3
 8002682:	6861      	ldr	r1, [r4, #4]
 8002684:	f7ff fcb6 	bl	8001ff4 <_Balloc>
 8002688:	2800      	cmp	r0, #0
 800268a:	f000 8089 	beq.w	80027a0 <__mdiff+0x160>
 800268e:	f100 0914 	add.w	r9, r0, #20
 8002692:	4649      	mov	r1, r9
 8002694:	f04f 0c00 	mov.w	ip, #0
 8002698:	6927      	ldr	r7, [r4, #16]
 800269a:	f8d8 6010 	ldr.w	r6, [r8, #16]
 800269e:	f104 0b14 	add.w	fp, r4, #20
 80026a2:	f108 0e14 	add.w	lr, r8, #20
 80026a6:	60c5      	str	r5, [r0, #12]
 80026a8:	f104 0210 	add.w	r2, r4, #16
 80026ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80026b0:	eb0b 0a87 	add.w	sl, fp, r7, lsl #2
 80026b4:	f8cd b004 	str.w	fp, [sp, #4]
 80026b8:	f85e 4b04 	ldr.w	r4, [lr], #4
 80026bc:	f852 5f04 	ldr.w	r5, [r2, #4]!
 80026c0:	fa1f fb84 	uxth.w	fp, r4
 80026c4:	b2ab      	uxth	r3, r5
 80026c6:	eba3 030b 	sub.w	r3, r3, fp
 80026ca:	0c24      	lsrs	r4, r4, #16
 80026cc:	4463      	add	r3, ip
 80026ce:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 80026d2:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80026dc:	4576      	cmp	r6, lr
 80026de:	f841 3b04 	str.w	r3, [r1], #4
 80026e2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80026e6:	d8e7      	bhi.n	80026b8 <__mdiff+0x78>
 80026e8:	f108 0115 	add.w	r1, r8, #21
 80026ec:	428e      	cmp	r6, r1
 80026ee:	bf34      	ite	cc
 80026f0:	2100      	movcc	r1, #0
 80026f2:	2101      	movcs	r1, #1
 80026f4:	eba6 0608 	sub.w	r6, r6, r8
 80026f8:	3e15      	subs	r6, #21
 80026fa:	08b6      	lsrs	r6, r6, #2
 80026fc:	2900      	cmp	r1, #0
 80026fe:	f106 0201 	add.w	r2, r6, #1
 8002702:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002706:	bf08      	it	eq
 8002708:	2204      	moveq	r2, #4
 800270a:	f8dd b004 	ldr.w	fp, [sp, #4]
 800270e:	eb0b 0402 	add.w	r4, fp, r2
 8002712:	45a2      	cmp	sl, r4
 8002714:	444a      	add	r2, r9
 8002716:	d934      	bls.n	8002782 <__mdiff+0x142>
 8002718:	4615      	mov	r5, r2
 800271a:	4621      	mov	r1, r4
 800271c:	46e0      	mov	r8, ip
 800271e:	f851 6b04 	ldr.w	r6, [r1], #4
 8002722:	b2b3      	uxth	r3, r6
 8002724:	4463      	add	r3, ip
 8002726:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800272a:	eb0e 4e23 	add.w	lr, lr, r3, asr #16
 800272e:	eb06 0308 	add.w	r3, r6, r8
 8002732:	b29b      	uxth	r3, r3
 8002734:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8002738:	458a      	cmp	sl, r1
 800273a:	ea4f 4c2e 	mov.w	ip, lr, asr #16
 800273e:	f845 3b04 	str.w	r3, [r5], #4
 8002742:	d8eb      	bhi.n	800271c <__mdiff+0xdc>
 8002744:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8002748:	ebaa 0a04 	sub.w	sl, sl, r4
 800274c:	f02a 0a03 	bic.w	sl, sl, #3
 8002750:	4452      	add	r2, sl
 8002752:	b923      	cbnz	r3, 800275e <__mdiff+0x11e>
 8002754:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8002758:	3f01      	subs	r7, #1
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0fa      	beq.n	8002754 <__mdiff+0x114>
 800275e:	6107      	str	r7, [r0, #16]
 8002760:	b003      	add	sp, #12
 8002762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002766:	da88      	bge.n	800267a <__mdiff+0x3a>
 8002768:	2501      	movs	r5, #1
 800276a:	e78a      	b.n	8002682 <__mdiff+0x42>
 800276c:	2100      	movs	r1, #0
 800276e:	f7ff fc41 	bl	8001ff4 <_Balloc>
 8002772:	b170      	cbz	r0, 8002792 <__mdiff+0x152>
 8002774:	2201      	movs	r2, #1
 8002776:	2300      	movs	r3, #0
 8002778:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800277c:	b003      	add	sp, #12
 800277e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002782:	2900      	cmp	r1, #0
 8002784:	ea4f 0686 	mov.w	r6, r6, lsl #2
 8002788:	bf08      	it	eq
 800278a:	2600      	moveq	r6, #0
 800278c:	eb09 0206 	add.w	r2, r9, r6
 8002790:	e7df      	b.n	8002752 <__mdiff+0x112>
 8002792:	4602      	mov	r2, r0
 8002794:	f240 2137 	movw	r1, #567	@ 0x237
 8002798:	4b05      	ldr	r3, [pc, #20]	@ (80027b0 <__mdiff+0x170>)
 800279a:	4806      	ldr	r0, [pc, #24]	@ (80027b4 <__mdiff+0x174>)
 800279c:	f7ff fc04 	bl	8001fa8 <__assert_func>
 80027a0:	4602      	mov	r2, r0
 80027a2:	f240 2145 	movw	r1, #581	@ 0x245
 80027a6:	4b02      	ldr	r3, [pc, #8]	@ (80027b0 <__mdiff+0x170>)
 80027a8:	4802      	ldr	r0, [pc, #8]	@ (80027b4 <__mdiff+0x174>)
 80027aa:	f7ff fbfd 	bl	8001fa8 <__assert_func>
 80027ae:	bf00      	nop
 80027b0:	08007cf4 	.word	0x08007cf4
 80027b4:	08007d70 	.word	0x08007d70

080027b8 <__ulp>:
 80027b8:	4b12      	ldr	r3, [pc, #72]	@ (8002804 <__ulp+0x4c>)
 80027ba:	460a      	mov	r2, r1
 80027bc:	400b      	ands	r3, r1
 80027be:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	dd03      	ble.n	80027ce <__ulp+0x16>
 80027c6:	2200      	movs	r2, #0
 80027c8:	4619      	mov	r1, r3
 80027ca:	4610      	mov	r0, r2
 80027cc:	4770      	bx	lr
 80027ce:	425b      	negs	r3, r3
 80027d0:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80027d4:	ea4f 5123 	mov.w	r1, r3, asr #20
 80027d8:	da06      	bge.n	80027e8 <__ulp+0x30>
 80027da:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80027de:	2200      	movs	r2, #0
 80027e0:	410b      	asrs	r3, r1
 80027e2:	4619      	mov	r1, r3
 80027e4:	4610      	mov	r0, r2
 80027e6:	4770      	bx	lr
 80027e8:	3914      	subs	r1, #20
 80027ea:	291e      	cmp	r1, #30
 80027ec:	bfd4      	ite	le
 80027ee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80027f2:	2201      	movgt	r2, #1
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	bfd8      	it	le
 80027fa:	40ca      	lsrle	r2, r1
 80027fc:	4610      	mov	r0, r2
 80027fe:	4619      	mov	r1, r3
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	7ff00000 	.word	0x7ff00000

08002808 <__b2d>:
 8002808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280a:	6904      	ldr	r4, [r0, #16]
 800280c:	f100 0214 	add.w	r2, r0, #20
 8002810:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8002814:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8002818:	1f26      	subs	r6, r4, #4
 800281a:	4628      	mov	r0, r5
 800281c:	f7ff fcf4 	bl	8002208 <__hi0bits>
 8002820:	4603      	mov	r3, r0
 8002822:	f1c0 0020 	rsb	r0, r0, #32
 8002826:	2b0a      	cmp	r3, #10
 8002828:	6008      	str	r0, [r1, #0]
 800282a:	dd30      	ble.n	800288e <__b2d+0x86>
 800282c:	42b2      	cmp	r2, r6
 800282e:	f1a3 070b 	sub.w	r7, r3, #11
 8002832:	d21a      	bcs.n	800286a <__b2d+0x62>
 8002834:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8002838:	b31f      	cbz	r7, 8002882 <__b2d+0x7a>
 800283a:	f1c7 0c20 	rsb	ip, r7, #32
 800283e:	fa23 f10c 	lsr.w	r1, r3, ip
 8002842:	40bd      	lsls	r5, r7
 8002844:	ea45 0601 	orr.w	r6, r5, r1
 8002848:	f1a4 0508 	sub.w	r5, r4, #8
 800284c:	f046 517f 	orr.w	r1, r6, #1069547520	@ 0x3fc00000
 8002850:	42aa      	cmp	r2, r5
 8002852:	fa03 f307 	lsl.w	r3, r3, r7
 8002856:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800285a:	d216      	bcs.n	800288a <__b2d+0x82>
 800285c:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8002860:	fa22 f20c 	lsr.w	r2, r2, ip
 8002864:	4313      	orrs	r3, r2
 8002866:	4618      	mov	r0, r3
 8002868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800286a:	2b0b      	cmp	r3, #11
 800286c:	d008      	beq.n	8002880 <__b2d+0x78>
 800286e:	2300      	movs	r3, #0
 8002870:	fa05 f707 	lsl.w	r7, r5, r7
 8002874:	f047 517f 	orr.w	r1, r7, #1069547520	@ 0x3fc00000
 8002878:	4618      	mov	r0, r3
 800287a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800287e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002880:	2300      	movs	r3, #0
 8002882:	f045 517f 	orr.w	r1, r5, #1069547520	@ 0x3fc00000
 8002886:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800288a:	4618      	mov	r0, r3
 800288c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800288e:	42b2      	cmp	r2, r6
 8002890:	bf2c      	ite	cs
 8002892:	2200      	movcs	r2, #0
 8002894:	f854 2c08 	ldrcc.w	r2, [r4, #-8]
 8002898:	f1c3 070b 	rsb	r7, r3, #11
 800289c:	f103 0315 	add.w	r3, r3, #21
 80028a0:	fa25 fc07 	lsr.w	ip, r5, r7
 80028a4:	bf38      	it	cc
 80028a6:	40fa      	lsrcc	r2, r7
 80028a8:	fa05 f303 	lsl.w	r3, r5, r3
 80028ac:	f04c 517f 	orr.w	r1, ip, #1069547520	@ 0x3fc00000
 80028b0:	4313      	orrs	r3, r2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80028b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ba:	bf00      	nop

080028bc <__d2b>:
 80028bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028be:	2101      	movs	r1, #1
 80028c0:	b083      	sub	sp, #12
 80028c2:	4616      	mov	r6, r2
 80028c4:	461f      	mov	r7, r3
 80028c6:	f7ff fb95 	bl	8001ff4 <_Balloc>
 80028ca:	4605      	mov	r5, r0
 80028cc:	2800      	cmp	r0, #0
 80028ce:	d047      	beq.n	8002960 <__d2b+0xa4>
 80028d0:	f3c7 540a 	ubfx	r4, r7, #20, #11
 80028d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80028d8:	b10c      	cbz	r4, 80028de <__d2b+0x22>
 80028da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028de:	2e00      	cmp	r6, #0
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	d114      	bne.n	800290e <__d2b+0x52>
 80028e4:	a801      	add	r0, sp, #4
 80028e6:	f7ff fcb1 	bl	800224c <__lo0bits>
 80028ea:	2201      	movs	r2, #1
 80028ec:	9b01      	ldr	r3, [sp, #4]
 80028ee:	3020      	adds	r0, #32
 80028f0:	616b      	str	r3, [r5, #20]
 80028f2:	612a      	str	r2, [r5, #16]
 80028f4:	b314      	cbz	r4, 800293c <__d2b+0x80>
 80028f6:	9b08      	ldr	r3, [sp, #32]
 80028f8:	f2a4 4433 	subw	r4, r4, #1075	@ 0x433
 80028fc:	4404      	add	r4, r0
 80028fe:	601c      	str	r4, [r3, #0]
 8002900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002902:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8002906:	6018      	str	r0, [r3, #0]
 8002908:	4628      	mov	r0, r5
 800290a:	b003      	add	sp, #12
 800290c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800290e:	4668      	mov	r0, sp
 8002910:	9600      	str	r6, [sp, #0]
 8002912:	f7ff fc9b 	bl	800224c <__lo0bits>
 8002916:	9b01      	ldr	r3, [sp, #4]
 8002918:	b300      	cbz	r0, 800295c <__d2b+0xa0>
 800291a:	9900      	ldr	r1, [sp, #0]
 800291c:	f1c0 0220 	rsb	r2, r0, #32
 8002920:	fa03 f202 	lsl.w	r2, r3, r2
 8002924:	40c3      	lsrs	r3, r0
 8002926:	9301      	str	r3, [sp, #4]
 8002928:	430a      	orrs	r2, r1
 800292a:	2b00      	cmp	r3, #0
 800292c:	616a      	str	r2, [r5, #20]
 800292e:	bf0c      	ite	eq
 8002930:	2201      	moveq	r2, #1
 8002932:	2202      	movne	r2, #2
 8002934:	61ab      	str	r3, [r5, #24]
 8002936:	612a      	str	r2, [r5, #16]
 8002938:	2c00      	cmp	r4, #0
 800293a:	d1dc      	bne.n	80028f6 <__d2b+0x3a>
 800293c:	eb05 0182 	add.w	r1, r5, r2, lsl #2
 8002940:	f2a0 4332 	subw	r3, r0, #1074	@ 0x432
 8002944:	6908      	ldr	r0, [r1, #16]
 8002946:	9908      	ldr	r1, [sp, #32]
 8002948:	600b      	str	r3, [r1, #0]
 800294a:	f7ff fc5d 	bl	8002208 <__hi0bits>
 800294e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002950:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8002954:	6018      	str	r0, [r3, #0]
 8002956:	4628      	mov	r0, r5
 8002958:	b003      	add	sp, #12
 800295a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800295c:	9a00      	ldr	r2, [sp, #0]
 800295e:	e7e4      	b.n	800292a <__d2b+0x6e>
 8002960:	4602      	mov	r2, r0
 8002962:	f240 310f 	movw	r1, #783	@ 0x30f
 8002966:	4b02      	ldr	r3, [pc, #8]	@ (8002970 <__d2b+0xb4>)
 8002968:	4802      	ldr	r0, [pc, #8]	@ (8002974 <__d2b+0xb8>)
 800296a:	f7ff fb1d 	bl	8001fa8 <__assert_func>
 800296e:	bf00      	nop
 8002970:	08007cf4 	.word	0x08007cf4
 8002974:	08007d70 	.word	0x08007d70

08002978 <__ratio>:
 8002978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800297c:	b083      	sub	sp, #12
 800297e:	4688      	mov	r8, r1
 8002980:	4669      	mov	r1, sp
 8002982:	4681      	mov	r9, r0
 8002984:	f7ff ff40 	bl	8002808 <__b2d>
 8002988:	4604      	mov	r4, r0
 800298a:	460d      	mov	r5, r1
 800298c:	4640      	mov	r0, r8
 800298e:	a901      	add	r1, sp, #4
 8002990:	f7ff ff3a 	bl	8002808 <__b2d>
 8002994:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8002998:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800299c:	eba3 0c02 	sub.w	ip, r3, r2
 80029a0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80029a4:	1a9b      	subs	r3, r3, r2
 80029a6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	dd0b      	ble.n	80029c6 <__ratio+0x4e>
 80029ae:	eb05 5703 	add.w	r7, r5, r3, lsl #20
 80029b2:	463d      	mov	r5, r7
 80029b4:	4602      	mov	r2, r0
 80029b6:	460b      	mov	r3, r1
 80029b8:	4620      	mov	r0, r4
 80029ba:	4629      	mov	r1, r5
 80029bc:	f002 f82c 	bl	8004a18 <__aeabi_ddiv>
 80029c0:	b003      	add	sp, #12
 80029c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80029c6:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
 80029ca:	eb01 5903 	add.w	r9, r1, r3, lsl #20
 80029ce:	4649      	mov	r1, r9
 80029d0:	e7f0      	b.n	80029b4 <__ratio+0x3c>
 80029d2:	bf00      	nop

080029d4 <_mprec_log10>:
 80029d4:	2817      	cmp	r0, #23
 80029d6:	b570      	push	{r4, r5, r6, lr}
 80029d8:	4606      	mov	r6, r0
 80029da:	dd0a      	ble.n	80029f2 <_mprec_log10+0x1e>
 80029dc:	2000      	movs	r0, #0
 80029de:	2400      	movs	r4, #0
 80029e0:	4907      	ldr	r1, [pc, #28]	@ (8002a00 <_mprec_log10+0x2c>)
 80029e2:	4d08      	ldr	r5, [pc, #32]	@ (8002a04 <_mprec_log10+0x30>)
 80029e4:	4622      	mov	r2, r4
 80029e6:	462b      	mov	r3, r5
 80029e8:	f001 feec 	bl	80047c4 <__aeabi_dmul>
 80029ec:	3e01      	subs	r6, #1
 80029ee:	d1f9      	bne.n	80029e4 <_mprec_log10+0x10>
 80029f0:	bd70      	pop	{r4, r5, r6, pc}
 80029f2:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <_mprec_log10+0x34>)
 80029f4:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80029f8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80029fc:	bd70      	pop	{r4, r5, r6, pc}
 80029fe:	bf00      	nop
 8002a00:	3ff00000 	.word	0x3ff00000
 8002a04:	40240000 	.word	0x40240000
 8002a08:	08007a20 	.word	0x08007a20

08002a0c <__copybits>:
 8002a0c:	f101 3cff 	add.w	ip, r1, #4294967295	@ 0xffffffff
 8002a10:	6911      	ldr	r1, [r2, #16]
 8002a12:	f102 0314 	add.w	r3, r2, #20
 8002a16:	ea4f 1c6c 	mov.w	ip, ip, asr #5
 8002a1a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8002a1e:	f10c 0c01 	add.w	ip, ip, #1
 8002a22:	428b      	cmp	r3, r1
 8002a24:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8002a28:	d216      	bcs.n	8002a58 <__copybits+0x4c>
 8002a2a:	b510      	push	{r4, lr}
 8002a2c:	f1a0 0e04 	sub.w	lr, r0, #4
 8002a30:	f853 4b04 	ldr.w	r4, [r3], #4
 8002a34:	4299      	cmp	r1, r3
 8002a36:	f84e 4f04 	str.w	r4, [lr, #4]!
 8002a3a:	d8f9      	bhi.n	8002a30 <__copybits+0x24>
 8002a3c:	1a8b      	subs	r3, r1, r2
 8002a3e:	3b15      	subs	r3, #21
 8002a40:	f023 0303 	bic.w	r3, r3, #3
 8002a44:	3304      	adds	r3, #4
 8002a46:	4418      	add	r0, r3
 8002a48:	4584      	cmp	ip, r0
 8002a4a:	d904      	bls.n	8002a56 <__copybits+0x4a>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f840 3b04 	str.w	r3, [r0], #4
 8002a52:	4584      	cmp	ip, r0
 8002a54:	d8fb      	bhi.n	8002a4e <__copybits+0x42>
 8002a56:	bd10      	pop	{r4, pc}
 8002a58:	4584      	cmp	ip, r0
 8002a5a:	d905      	bls.n	8002a68 <__copybits+0x5c>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	f840 3b04 	str.w	r3, [r0], #4
 8002a62:	4584      	cmp	ip, r0
 8002a64:	d8fb      	bhi.n	8002a5e <__copybits+0x52>
 8002a66:	4770      	bx	lr
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop

08002a6c <__any_on>:
 8002a6c:	6903      	ldr	r3, [r0, #16]
 8002a6e:	114a      	asrs	r2, r1, #5
 8002a70:	4293      	cmp	r3, r2
 8002a72:	f100 0014 	add.w	r0, r0, #20
 8002a76:	da09      	bge.n	8002a8c <__any_on+0x20>
 8002a78:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002a7c:	e002      	b.n	8002a84 <__any_on+0x18>
 8002a7e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002a82:	b9a2      	cbnz	r2, 8002aae <__any_on+0x42>
 8002a84:	4283      	cmp	r3, r0
 8002a86:	d8fa      	bhi.n	8002a7e <__any_on+0x12>
 8002a88:	2000      	movs	r0, #0
 8002a8a:	4770      	bx	lr
 8002a8c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8002a90:	ddf8      	ble.n	8002a84 <__any_on+0x18>
 8002a92:	f011 011f 	ands.w	r1, r1, #31
 8002a96:	d0f5      	beq.n	8002a84 <__any_on+0x18>
 8002a98:	b410      	push	{r4}
 8002a9a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8002a9e:	fa24 f201 	lsr.w	r2, r4, r1
 8002aa2:	408a      	lsls	r2, r1
 8002aa4:	4294      	cmp	r4, r2
 8002aa6:	d008      	beq.n	8002aba <__any_on+0x4e>
 8002aa8:	2001      	movs	r0, #1
 8002aaa:	bc10      	pop	{r4}
 8002aac:	4770      	bx	lr
 8002aae:	2001      	movs	r0, #1
 8002ab0:	4770      	bx	lr
 8002ab2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002ab6:	2a00      	cmp	r2, #0
 8002ab8:	d1f6      	bne.n	8002aa8 <__any_on+0x3c>
 8002aba:	4283      	cmp	r3, r0
 8002abc:	d8f9      	bhi.n	8002ab2 <__any_on+0x46>
 8002abe:	2000      	movs	r0, #0
 8002ac0:	bc10      	pop	{r4}
 8002ac2:	4770      	bx	lr

08002ac4 <__ssputs_r>:
 8002ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ac8:	461d      	mov	r5, r3
 8002aca:	688f      	ldr	r7, [r1, #8]
 8002acc:	460c      	mov	r4, r1
 8002ace:	42af      	cmp	r7, r5
 8002ad0:	4616      	mov	r6, r2
 8002ad2:	680b      	ldr	r3, [r1, #0]
 8002ad4:	d836      	bhi.n	8002b44 <__ssputs_r+0x80>
 8002ad6:	f9b1 c00c 	ldrsh.w	ip, [r1, #12]
 8002ada:	f41c 6f90 	tst.w	ip, #1152	@ 0x480
 8002ade:	d10e      	bne.n	8002afe <__ssputs_r+0x3a>
 8002ae0:	463d      	mov	r5, r7
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	4631      	mov	r1, r6
 8002ae6:	462a      	mov	r2, r5
 8002ae8:	f001 f870 	bl	8003bcc <memmove>
 8002aec:	2000      	movs	r0, #0
 8002aee:	68a3      	ldr	r3, [r4, #8]
 8002af0:	1bdf      	subs	r7, r3, r7
 8002af2:	6823      	ldr	r3, [r4, #0]
 8002af4:	60a7      	str	r7, [r4, #8]
 8002af6:	442b      	add	r3, r5
 8002af8:	6023      	str	r3, [r4, #0]
 8002afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002afe:	694a      	ldr	r2, [r1, #20]
 8002b00:	6909      	ldr	r1, [r1, #16]
 8002b02:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002b06:	1a5f      	subs	r7, r3, r1
 8002b08:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8002b0c:	1c6b      	adds	r3, r5, #1
 8002b0e:	1052      	asrs	r2, r2, #1
 8002b10:	443b      	add	r3, r7
 8002b12:	4293      	cmp	r3, r2
 8002b14:	bf92      	itee	ls
 8002b16:	4691      	movls	r9, r2
 8002b18:	4699      	movhi	r9, r3
 8002b1a:	461a      	movhi	r2, r3
 8002b1c:	f41c 6f80 	tst.w	ip, #1024	@ 0x400
 8002b20:	4680      	mov	r8, r0
 8002b22:	d011      	beq.n	8002b48 <__ssputs_r+0x84>
 8002b24:	4611      	mov	r1, r2
 8002b26:	f000 fc39 	bl	800339c <_malloc_r>
 8002b2a:	4682      	mov	sl, r0
 8002b2c:	b300      	cbz	r0, 8002b70 <__ssputs_r+0xac>
 8002b2e:	463a      	mov	r2, r7
 8002b30:	6921      	ldr	r1, [r4, #16]
 8002b32:	f7fe ff21 	bl	8001978 <memcpy>
 8002b36:	89a3      	ldrh	r3, [r4, #12]
 8002b38:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b40:	81a3      	strh	r3, [r4, #12]
 8002b42:	e005      	b.n	8002b50 <__ssputs_r+0x8c>
 8002b44:	462f      	mov	r7, r5
 8002b46:	e7cc      	b.n	8002ae2 <__ssputs_r+0x1e>
 8002b48:	f000 fd62 	bl	8003610 <_realloc_r>
 8002b4c:	4682      	mov	sl, r0
 8002b4e:	b158      	cbz	r0, 8002b68 <__ssputs_r+0xa4>
 8002b50:	eb0a 0307 	add.w	r3, sl, r7
 8002b54:	eba9 0707 	sub.w	r7, r9, r7
 8002b58:	60a7      	str	r7, [r4, #8]
 8002b5a:	f8c4 a010 	str.w	sl, [r4, #16]
 8002b5e:	462f      	mov	r7, r5
 8002b60:	f8c4 9014 	str.w	r9, [r4, #20]
 8002b64:	6023      	str	r3, [r4, #0]
 8002b66:	e7bc      	b.n	8002ae2 <__ssputs_r+0x1e>
 8002b68:	4640      	mov	r0, r8
 8002b6a:	6921      	ldr	r1, [r4, #16]
 8002b6c:	f000 fc96 	bl	800349c <_free_r>
 8002b70:	220c      	movs	r2, #12
 8002b72:	89a3      	ldrh	r3, [r4, #12]
 8002b74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b7c:	f8c8 2000 	str.w	r2, [r8]
 8002b80:	81a3      	strh	r3, [r4, #12]
 8002b82:	e7ba      	b.n	8002afa <__ssputs_r+0x36>

08002b84 <__ssprint_r>:
 8002b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b88:	6893      	ldr	r3, [r2, #8]
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	4692      	mov	sl, r2
 8002b8e:	6817      	ldr	r7, [r2, #0]
 8002b90:	9001      	str	r0, [sp, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d076      	beq.n	8002c84 <__ssprint_r+0x100>
 8002b96:	f04f 0b00 	mov.w	fp, #0
 8002b9a:	460c      	mov	r4, r1
 8002b9c:	465d      	mov	r5, fp
 8002b9e:	688b      	ldr	r3, [r1, #8]
 8002ba0:	680a      	ldr	r2, [r1, #0]
 8002ba2:	e048      	b.n	8002c36 <__ssprint_r+0xb2>
 8002ba4:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
 8002ba8:	f41c 6f90 	tst.w	ip, #1152	@ 0x480
 8002bac:	d02f      	beq.n	8002c0e <__ssprint_r+0x8a>
 8002bae:	e9d4 0304 	ldrd	r0, r3, [r4, #16]
 8002bb2:	eba2 0800 	sub.w	r8, r2, r0
 8002bb6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002bba:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8002bbe:	f108 0101 	add.w	r1, r8, #1
 8002bc2:	1052      	asrs	r2, r2, #1
 8002bc4:	4429      	add	r1, r5
 8002bc6:	4291      	cmp	r1, r2
 8002bc8:	bf92      	itee	ls
 8002bca:	4691      	movls	r9, r2
 8002bcc:	4689      	movhi	r9, r1
 8002bce:	460a      	movhi	r2, r1
 8002bd0:	f41c 6f80 	tst.w	ip, #1024	@ 0x400
 8002bd4:	d039      	beq.n	8002c4a <__ssprint_r+0xc6>
 8002bd6:	4611      	mov	r1, r2
 8002bd8:	9801      	ldr	r0, [sp, #4]
 8002bda:	f000 fbdf 	bl	800339c <_malloc_r>
 8002bde:	4606      	mov	r6, r0
 8002be0:	2800      	cmp	r0, #0
 8002be2:	d03d      	beq.n	8002c60 <__ssprint_r+0xdc>
 8002be4:	4642      	mov	r2, r8
 8002be6:	6921      	ldr	r1, [r4, #16]
 8002be8:	f7fe fec6 	bl	8001978 <memcpy>
 8002bec:	89a2      	ldrh	r2, [r4, #12]
 8002bee:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8002bf2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002bf6:	81a2      	strh	r2, [r4, #12]
 8002bf8:	eb06 0008 	add.w	r0, r6, r8
 8002bfc:	eba9 0208 	sub.w	r2, r9, r8
 8002c00:	6126      	str	r6, [r4, #16]
 8002c02:	46a8      	mov	r8, r5
 8002c04:	462e      	mov	r6, r5
 8002c06:	60a2      	str	r2, [r4, #8]
 8002c08:	6020      	str	r0, [r4, #0]
 8002c0a:	f8c4 9014 	str.w	r9, [r4, #20]
 8002c0e:	4632      	mov	r2, r6
 8002c10:	4659      	mov	r1, fp
 8002c12:	f000 ffdb 	bl	8003bcc <memmove>
 8002c16:	f8da 1008 	ldr.w	r1, [sl, #8]
 8002c1a:	68a3      	ldr	r3, [r4, #8]
 8002c1c:	6822      	ldr	r2, [r4, #0]
 8002c1e:	eba3 0308 	sub.w	r3, r3, r8
 8002c22:	4432      	add	r2, r6
 8002c24:	1b49      	subs	r1, r1, r5
 8002c26:	60a3      	str	r3, [r4, #8]
 8002c28:	6022      	str	r2, [r4, #0]
 8002c2a:	f8ca 1008 	str.w	r1, [sl, #8]
 8002c2e:	b349      	cbz	r1, 8002c84 <__ssprint_r+0x100>
 8002c30:	e9d7 b500 	ldrd	fp, r5, [r7]
 8002c34:	3708      	adds	r7, #8
 8002c36:	4698      	mov	r8, r3
 8002c38:	4610      	mov	r0, r2
 8002c3a:	2d00      	cmp	r5, #0
 8002c3c:	d0f8      	beq.n	8002c30 <__ssprint_r+0xac>
 8002c3e:	429d      	cmp	r5, r3
 8002c40:	461e      	mov	r6, r3
 8002c42:	d2af      	bcs.n	8002ba4 <__ssprint_r+0x20>
 8002c44:	46a8      	mov	r8, r5
 8002c46:	462e      	mov	r6, r5
 8002c48:	e7e1      	b.n	8002c0e <__ssprint_r+0x8a>
 8002c4a:	4601      	mov	r1, r0
 8002c4c:	9801      	ldr	r0, [sp, #4]
 8002c4e:	f000 fcdf 	bl	8003610 <_realloc_r>
 8002c52:	4606      	mov	r6, r0
 8002c54:	2800      	cmp	r0, #0
 8002c56:	d1cf      	bne.n	8002bf8 <__ssprint_r+0x74>
 8002c58:	9801      	ldr	r0, [sp, #4]
 8002c5a:	6921      	ldr	r1, [r4, #16]
 8002c5c:	f000 fc1e 	bl	800349c <_free_r>
 8002c60:	210c      	movs	r1, #12
 8002c62:	89a3      	ldrh	r3, [r4, #12]
 8002c64:	9d01      	ldr	r5, [sp, #4]
 8002c66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c6a:	6029      	str	r1, [r5, #0]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	81a3      	strh	r3, [r4, #12]
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c74:	2300      	movs	r3, #0
 8002c76:	f8ca 2008 	str.w	r2, [sl, #8]
 8002c7a:	f8ca 3004 	str.w	r3, [sl, #4]
 8002c7e:	b003      	add	sp, #12
 8002c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c84:	2000      	movs	r0, #0
 8002c86:	2300      	movs	r3, #0
 8002c88:	f8ca 3004 	str.w	r3, [sl, #4]
 8002c8c:	b003      	add	sp, #12
 8002c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c92:	bf00      	nop

08002c94 <_svfiprintf_r>:
 8002c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c98:	461c      	mov	r4, r3
 8002c9a:	898b      	ldrh	r3, [r1, #12]
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	061d      	lsls	r5, r3, #24
 8002ca0:	4682      	mov	sl, r0
 8002ca2:	4693      	mov	fp, r2
 8002ca4:	b09d      	sub	sp, #116	@ 0x74
 8002ca6:	d503      	bpl.n	8002cb0 <_svfiprintf_r+0x1c>
 8002ca8:	690b      	ldr	r3, [r1, #16]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80ee 	beq.w	8002e8c <_svfiprintf_r+0x1f8>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f243 0220 	movw	r2, #12320	@ 0x3020
 8002cb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cb8:	f89b 3000 	ldrb.w	r3, [fp]
 8002cbc:	2701      	movs	r7, #1
 8002cbe:	4e7c      	ldr	r6, [pc, #496]	@ (8002eb0 <_svfiprintf_r+0x21c>)
 8002cc0:	9403      	str	r4, [sp, #12]
 8002cc2:	f8ad 2029 	strh.w	r2, [sp, #41]	@ 0x29
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d071      	beq.n	8002dae <_svfiprintf_r+0x11a>
 8002cca:	465d      	mov	r5, fp
 8002ccc:	e003      	b.n	8002cd6 <_svfiprintf_r+0x42>
 8002cce:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d073      	beq.n	8002dbe <_svfiprintf_r+0x12a>
 8002cd6:	2b25      	cmp	r3, #37	@ 0x25
 8002cd8:	d1f9      	bne.n	8002cce <_svfiprintf_r+0x3a>
 8002cda:	ebb5 040b 	subs.w	r4, r5, fp
 8002cde:	d171      	bne.n	8002dc4 <_svfiprintf_r+0x130>
 8002ce0:	782a      	ldrb	r2, [r5, #0]
 8002ce2:	2a00      	cmp	r2, #0
 8002ce4:	d063      	beq.n	8002dae <_svfiprintf_r+0x11a>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cec:	3501      	adds	r5, #1
 8002cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cf2:	9304      	str	r3, [sp, #16]
 8002cf4:	9307      	str	r3, [sp, #28]
 8002cf6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002cfa:	931a      	str	r3, [sp, #104]	@ 0x68
 8002cfc:	e006      	b.n	8002d0c <_svfiprintf_r+0x78>
 8002cfe:	4625      	mov	r5, r4
 8002d00:	9b04      	ldr	r3, [sp, #16]
 8002d02:	1b80      	subs	r0, r0, r6
 8002d04:	fa07 f000 	lsl.w	r0, r7, r0
 8002d08:	4303      	orrs	r3, r0
 8002d0a:	9304      	str	r3, [sp, #16]
 8002d0c:	462c      	mov	r4, r5
 8002d0e:	2205      	movs	r2, #5
 8002d10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d14:	4630      	mov	r0, r6
 8002d16:	f000 f8d5 	bl	8002ec4 <memchr>
 8002d1a:	46a3      	mov	fp, r4
 8002d1c:	2800      	cmp	r0, #0
 8002d1e:	d1ee      	bne.n	8002cfe <_svfiprintf_r+0x6a>
 8002d20:	9b04      	ldr	r3, [sp, #16]
 8002d22:	06d9      	lsls	r1, r3, #27
 8002d24:	bf44      	itt	mi
 8002d26:	2220      	movmi	r2, #32
 8002d28:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 8002d2c:	071a      	lsls	r2, r3, #28
 8002d2e:	bf48      	it	mi
 8002d30:	222b      	movmi	r2, #43	@ 0x2b
 8002d32:	7829      	ldrb	r1, [r5, #0]
 8002d34:	bf48      	it	mi
 8002d36:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 8002d3a:	292a      	cmp	r1, #42	@ 0x2a
 8002d3c:	d14f      	bne.n	8002dde <_svfiprintf_r+0x14a>
 8002d3e:	9a03      	ldr	r2, [sp, #12]
 8002d40:	6811      	ldr	r1, [r2, #0]
 8002d42:	3204      	adds	r2, #4
 8002d44:	2900      	cmp	r1, #0
 8002d46:	9203      	str	r2, [sp, #12]
 8002d48:	db7b      	blt.n	8002e42 <_svfiprintf_r+0x1ae>
 8002d4a:	9107      	str	r1, [sp, #28]
 8002d4c:	7869      	ldrb	r1, [r5, #1]
 8002d4e:	292e      	cmp	r1, #46	@ 0x2e
 8002d50:	d05b      	beq.n	8002e0a <_svfiprintf_r+0x176>
 8002d52:	4c58      	ldr	r4, [pc, #352]	@ (8002eb4 <_svfiprintf_r+0x220>)
 8002d54:	2203      	movs	r2, #3
 8002d56:	4620      	mov	r0, r4
 8002d58:	f000 f8b4 	bl	8002ec4 <memchr>
 8002d5c:	b138      	cbz	r0, 8002d6e <_svfiprintf_r+0xda>
 8002d5e:	2240      	movs	r2, #64	@ 0x40
 8002d60:	9b04      	ldr	r3, [sp, #16]
 8002d62:	1b00      	subs	r0, r0, r4
 8002d64:	4082      	lsls	r2, r0
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f10b 0b01 	add.w	fp, fp, #1
 8002d6c:	9304      	str	r3, [sp, #16]
 8002d6e:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8002d72:	2206      	movs	r2, #6
 8002d74:	4850      	ldr	r0, [pc, #320]	@ (8002eb8 <_svfiprintf_r+0x224>)
 8002d76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002d7a:	f000 f8a3 	bl	8002ec4 <memchr>
 8002d7e:	2800      	cmp	r0, #0
 8002d80:	d065      	beq.n	8002e4e <_svfiprintf_r+0x1ba>
 8002d82:	4b4e      	ldr	r3, [pc, #312]	@ (8002ebc <_svfiprintf_r+0x228>)
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d055      	beq.n	8002e34 <_svfiprintf_r+0x1a0>
 8002d88:	a903      	add	r1, sp, #12
 8002d8a:	9100      	str	r1, [sp, #0]
 8002d8c:	464a      	mov	r2, r9
 8002d8e:	4650      	mov	r0, sl
 8002d90:	4b4b      	ldr	r3, [pc, #300]	@ (8002ec0 <_svfiprintf_r+0x22c>)
 8002d92:	a904      	add	r1, sp, #16
 8002d94:	f7fd fb56 	bl	8000444 <_printf_float>
 8002d98:	4680      	mov	r8, r0
 8002d9a:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8002d9e:	d006      	beq.n	8002dae <_svfiprintf_r+0x11a>
 8002da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002da2:	4443      	add	r3, r8
 8002da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002da6:	f89b 3000 	ldrb.w	r3, [fp]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d18d      	bne.n	8002cca <_svfiprintf_r+0x36>
 8002dae:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8002db2:	065b      	lsls	r3, r3, #25
 8002db4:	d479      	bmi.n	8002eaa <_svfiprintf_r+0x216>
 8002db6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002db8:	b01d      	add	sp, #116	@ 0x74
 8002dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dbe:	ebb5 040b 	subs.w	r4, r5, fp
 8002dc2:	d0f4      	beq.n	8002dae <_svfiprintf_r+0x11a>
 8002dc4:	4623      	mov	r3, r4
 8002dc6:	465a      	mov	r2, fp
 8002dc8:	4649      	mov	r1, r9
 8002dca:	4650      	mov	r0, sl
 8002dcc:	f7ff fe7a 	bl	8002ac4 <__ssputs_r>
 8002dd0:	3001      	adds	r0, #1
 8002dd2:	d0ec      	beq.n	8002dae <_svfiprintf_r+0x11a>
 8002dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002dd6:	782a      	ldrb	r2, [r5, #0]
 8002dd8:	4423      	add	r3, r4
 8002dda:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ddc:	e781      	b.n	8002ce2 <_svfiprintf_r+0x4e>
 8002dde:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8002de2:	2a09      	cmp	r2, #9
 8002de4:	bf88      	it	hi
 8002de6:	46ab      	movhi	fp, r5
 8002de8:	d8b1      	bhi.n	8002d4e <_svfiprintf_r+0xba>
 8002dea:	9b07      	ldr	r3, [sp, #28]
 8002dec:	e000      	b.n	8002df0 <_svfiprintf_r+0x15c>
 8002dee:	3401      	adds	r4, #1
 8002df0:	7821      	ldrb	r1, [r4, #0]
 8002df2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002df6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8002dfa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8002dfe:	2a09      	cmp	r2, #9
 8002e00:	d9f5      	bls.n	8002dee <_svfiprintf_r+0x15a>
 8002e02:	292e      	cmp	r1, #46	@ 0x2e
 8002e04:	46a3      	mov	fp, r4
 8002e06:	9307      	str	r3, [sp, #28]
 8002e08:	d1a3      	bne.n	8002d52 <_svfiprintf_r+0xbe>
 8002e0a:	f89b 1001 	ldrb.w	r1, [fp, #1]
 8002e0e:	292a      	cmp	r1, #42	@ 0x2a
 8002e10:	d127      	bne.n	8002e62 <_svfiprintf_r+0x1ce>
 8002e12:	9b03      	ldr	r3, [sp, #12]
 8002e14:	f10b 0002 	add.w	r0, fp, #2
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	2a00      	cmp	r2, #0
 8002e1e:	9303      	str	r3, [sp, #12]
 8002e20:	bfb8      	it	lt
 8002e22:	f04f 33ff 	movlt.w	r3, #4294967295	@ 0xffffffff
 8002e26:	f89b 1002 	ldrb.w	r1, [fp, #2]
 8002e2a:	9205      	str	r2, [sp, #20]
 8002e2c:	4683      	mov	fp, r0
 8002e2e:	bfb8      	it	lt
 8002e30:	9305      	strlt	r3, [sp, #20]
 8002e32:	e78e      	b.n	8002d52 <_svfiprintf_r+0xbe>
 8002e34:	9b03      	ldr	r3, [sp, #12]
 8002e36:	3307      	adds	r3, #7
 8002e38:	f023 0307 	bic.w	r3, r3, #7
 8002e3c:	3308      	adds	r3, #8
 8002e3e:	9303      	str	r3, [sp, #12]
 8002e40:	e7ae      	b.n	8002da0 <_svfiprintf_r+0x10c>
 8002e42:	4249      	negs	r1, r1
 8002e44:	f043 0302 	orr.w	r3, r3, #2
 8002e48:	9107      	str	r1, [sp, #28]
 8002e4a:	9304      	str	r3, [sp, #16]
 8002e4c:	e77e      	b.n	8002d4c <_svfiprintf_r+0xb8>
 8002e4e:	a903      	add	r1, sp, #12
 8002e50:	9100      	str	r1, [sp, #0]
 8002e52:	464a      	mov	r2, r9
 8002e54:	4650      	mov	r0, sl
 8002e56:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec0 <_svfiprintf_r+0x22c>)
 8002e58:	a904      	add	r1, sp, #16
 8002e5a:	f7fe feaf 	bl	8001bbc <_printf_i>
 8002e5e:	4680      	mov	r8, r0
 8002e60:	e79b      	b.n	8002d9a <_svfiprintf_r+0x106>
 8002e62:	2300      	movs	r3, #0
 8002e64:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8002e68:	2a09      	cmp	r2, #9
 8002e6a:	f10b 0b01 	add.w	fp, fp, #1
 8002e6e:	9305      	str	r3, [sp, #20]
 8002e70:	f63f af6f 	bhi.w	8002d52 <_svfiprintf_r+0xbe>
 8002e74:	f81b 1f01 	ldrb.w	r1, [fp, #1]!
 8002e78:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002e7c:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8002e80:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8002e84:	2a09      	cmp	r2, #9
 8002e86:	d9f5      	bls.n	8002e74 <_svfiprintf_r+0x1e0>
 8002e88:	9305      	str	r3, [sp, #20]
 8002e8a:	e762      	b.n	8002d52 <_svfiprintf_r+0xbe>
 8002e8c:	2140      	movs	r1, #64	@ 0x40
 8002e8e:	f000 fa85 	bl	800339c <_malloc_r>
 8002e92:	f8c9 0000 	str.w	r0, [r9]
 8002e96:	f8c9 0010 	str.w	r0, [r9, #16]
 8002e9a:	b118      	cbz	r0, 8002ea4 <_svfiprintf_r+0x210>
 8002e9c:	2340      	movs	r3, #64	@ 0x40
 8002e9e:	f8c9 3014 	str.w	r3, [r9, #20]
 8002ea2:	e705      	b.n	8002cb0 <_svfiprintf_r+0x1c>
 8002ea4:	230c      	movs	r3, #12
 8002ea6:	f8ca 3000 	str.w	r3, [sl]
 8002eaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002eae:	e783      	b.n	8002db8 <_svfiprintf_r+0x124>
 8002eb0:	08007da0 	.word	0x08007da0
 8002eb4:	08007da8 	.word	0x08007da8
 8002eb8:	08007dac 	.word	0x08007dac
 8002ebc:	08000445 	.word	0x08000445
 8002ec0:	08002ac5 	.word	0x08002ac5

08002ec4 <memchr>:
 8002ec4:	fa5f fc81 	uxtb.w	ip, r1
 8002ec8:	0781      	lsls	r1, r0, #30
 8002eca:	d044      	beq.n	8002f56 <memchr+0x92>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	1e51      	subs	r1, r2, #1
 8002ed0:	b922      	cbnz	r2, 8002edc <memchr+0x18>
 8002ed2:	e009      	b.n	8002ee8 <memchr+0x24>
 8002ed4:	079a      	lsls	r2, r3, #30
 8002ed6:	d009      	beq.n	8002eec <memchr+0x28>
 8002ed8:	3901      	subs	r1, #1
 8002eda:	d305      	bcc.n	8002ee8 <memchr+0x24>
 8002edc:	4618      	mov	r0, r3
 8002ede:	7802      	ldrb	r2, [r0, #0]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	4562      	cmp	r2, ip
 8002ee4:	d1f6      	bne.n	8002ed4 <memchr+0x10>
 8002ee6:	4770      	bx	lr
 8002ee8:	2000      	movs	r0, #0
 8002eea:	4770      	bx	lr
 8002eec:	4618      	mov	r0, r3
 8002eee:	2903      	cmp	r1, #3
 8002ef0:	d80c      	bhi.n	8002f0c <memchr+0x48>
 8002ef2:	2900      	cmp	r1, #0
 8002ef4:	d0f8      	beq.n	8002ee8 <memchr+0x24>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	4401      	add	r1, r0
 8002efa:	e001      	b.n	8002f00 <memchr+0x3c>
 8002efc:	428b      	cmp	r3, r1
 8002efe:	d0f3      	beq.n	8002ee8 <memchr+0x24>
 8002f00:	4618      	mov	r0, r3
 8002f02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f06:	4562      	cmp	r2, ip
 8002f08:	d1f8      	bne.n	8002efc <memchr+0x38>
 8002f0a:	4770      	bx	lr
 8002f0c:	b510      	push	{r4, lr}
 8002f0e:	eb0c 240c 	add.w	r4, ip, ip, lsl #8
 8002f12:	4602      	mov	r2, r0
 8002f14:	eb04 4404 	add.w	r4, r4, r4, lsl #16
 8002f18:	e002      	b.n	8002f20 <memchr+0x5c>
 8002f1a:	3904      	subs	r1, #4
 8002f1c:	2903      	cmp	r1, #3
 8002f1e:	d915      	bls.n	8002f4c <memchr+0x88>
 8002f20:	4610      	mov	r0, r2
 8002f22:	f852 3b04 	ldr.w	r3, [r2], #4
 8002f26:	4063      	eors	r3, r4
 8002f28:	f1a3 3e01 	sub.w	lr, r3, #16843009	@ 0x1010101
 8002f2c:	ea2e 0303 	bic.w	r3, lr, r3
 8002f30:	f013 3f80 	tst.w	r3, #2155905152	@ 0x80808080
 8002f34:	d0f1      	beq.n	8002f1a <memchr+0x56>
 8002f36:	4603      	mov	r3, r0
 8002f38:	4401      	add	r1, r0
 8002f3a:	e001      	b.n	8002f40 <memchr+0x7c>
 8002f3c:	428b      	cmp	r3, r1
 8002f3e:	d008      	beq.n	8002f52 <memchr+0x8e>
 8002f40:	4618      	mov	r0, r3
 8002f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f46:	4562      	cmp	r2, ip
 8002f48:	d1f8      	bne.n	8002f3c <memchr+0x78>
 8002f4a:	bd10      	pop	{r4, pc}
 8002f4c:	4610      	mov	r0, r2
 8002f4e:	2900      	cmp	r1, #0
 8002f50:	d1f1      	bne.n	8002f36 <memchr+0x72>
 8002f52:	2000      	movs	r0, #0
 8002f54:	bd10      	pop	{r4, pc}
 8002f56:	4611      	mov	r1, r2
 8002f58:	e7c9      	b.n	8002eee <memchr+0x2a>
 8002f5a:	bf00      	nop

08002f5c <__fp_lock>:
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	4770      	bx	lr

08002f60 <stdio_exit_handler>:
 8002f60:	4a02      	ldr	r2, [pc, #8]	@ (8002f6c <stdio_exit_handler+0xc>)
 8002f62:	4903      	ldr	r1, [pc, #12]	@ (8002f70 <stdio_exit_handler+0x10>)
 8002f64:	4803      	ldr	r0, [pc, #12]	@ (8002f74 <stdio_exit_handler+0x14>)
 8002f66:	f000 baf7 	b.w	8003558 <_fwalk_sglue>
 8002f6a:	bf00      	nop
 8002f6c:	20000050 	.word	0x20000050
 8002f70:	080032a5 	.word	0x080032a5
 8002f74:	20000004 	.word	0x20000004

08002f78 <cleanup_stdio>:
 8002f78:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <cleanup_stdio+0x34>)
 8002f7a:	6841      	ldr	r1, [r0, #4]
 8002f7c:	b510      	push	{r4, lr}
 8002f7e:	4299      	cmp	r1, r3
 8002f80:	4604      	mov	r4, r0
 8002f82:	d001      	beq.n	8002f88 <cleanup_stdio+0x10>
 8002f84:	f000 f98e 	bl	80032a4 <_fflush_r>
 8002f88:	68a1      	ldr	r1, [r4, #8]
 8002f8a:	4b09      	ldr	r3, [pc, #36]	@ (8002fb0 <cleanup_stdio+0x38>)
 8002f8c:	4299      	cmp	r1, r3
 8002f8e:	d002      	beq.n	8002f96 <cleanup_stdio+0x1e>
 8002f90:	4620      	mov	r0, r4
 8002f92:	f000 f987 	bl	80032a4 <_fflush_r>
 8002f96:	68e1      	ldr	r1, [r4, #12]
 8002f98:	4b06      	ldr	r3, [pc, #24]	@ (8002fb4 <cleanup_stdio+0x3c>)
 8002f9a:	4299      	cmp	r1, r3
 8002f9c:	d004      	beq.n	8002fa8 <cleanup_stdio+0x30>
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fa4:	f000 b97e 	b.w	80032a4 <_fflush_r>
 8002fa8:	bd10      	pop	{r4, pc}
 8002faa:	bf00      	nop
 8002fac:	200001f0 	.word	0x200001f0
 8002fb0:	20000258 	.word	0x20000258
 8002fb4:	200002c0 	.word	0x200002c0

08002fb8 <__fp_unlock>:
 8002fb8:	2000      	movs	r0, #0
 8002fba:	4770      	bx	lr

08002fbc <global_stdio_init.part.0>:
 8002fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fc0:	2500      	movs	r5, #0
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	4c29      	ldr	r4, [pc, #164]	@ (800306c <global_stdio_init.part.0+0xb0>)
 8002fc6:	492a      	ldr	r1, [pc, #168]	@ (8003070 <global_stdio_init.part.0+0xb4>)
 8002fc8:	2208      	movs	r2, #8
 8002fca:	f8c4 1138 	str.w	r1, [r4, #312]	@ 0x138
 8002fce:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 8002fd2:	4629      	mov	r1, r5
 8002fd4:	f8df 909c 	ldr.w	r9, [pc, #156]	@ 8003074 <global_stdio_init.part.0+0xb8>
 8002fd8:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8003078 <global_stdio_init.part.0+0xbc>
 8002fdc:	4f27      	ldr	r7, [pc, #156]	@ (800307c <global_stdio_init.part.0+0xc0>)
 8002fde:	4e28      	ldr	r6, [pc, #160]	@ (8003080 <global_stdio_init.part.0+0xc4>)
 8002fe0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002fe4:	e9c4 5500 	strd	r5, r5, [r4]
 8002fe8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002fec:	60a5      	str	r5, [r4, #8]
 8002fee:	6665      	str	r5, [r4, #100]	@ 0x64
 8002ff0:	f7fd f900 	bl	80001f4 <memset>
 8002ff4:	4b23      	ldr	r3, [pc, #140]	@ (8003084 <global_stdio_init.part.0+0xc8>)
 8002ff6:	2208      	movs	r2, #8
 8002ff8:	4629      	mov	r1, r5
 8002ffa:	f104 00c4 	add.w	r0, r4, #196	@ 0xc4
 8002ffe:	6763      	str	r3, [r4, #116]	@ 0x74
 8003000:	e9c4 4908 	strd	r4, r9, [r4, #32]
 8003004:	e9c4 870a 	strd	r8, r7, [r4, #40]	@ 0x28
 8003008:	e9c4 551a 	strd	r5, r5, [r4, #104]	@ 0x68
 800300c:	e9c4 551e 	strd	r5, r5, [r4, #120]	@ 0x78
 8003010:	6326      	str	r6, [r4, #48]	@ 0x30
 8003012:	6725      	str	r5, [r4, #112]	@ 0x70
 8003014:	f8c4 50cc 	str.w	r5, [r4, #204]	@ 0xcc
 8003018:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
 800301c:	f7fd f8ea 	bl	80001f4 <memset>
 8003020:	4b19      	ldr	r3, [pc, #100]	@ (8003088 <global_stdio_init.part.0+0xcc>)
 8003022:	4629      	mov	r1, r5
 8003024:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
 8003028:	2208      	movs	r2, #8
 800302a:	f104 0368 	add.w	r3, r4, #104	@ 0x68
 800302e:	f504 7096 	add.w	r0, r4, #300	@ 0x12c
 8003032:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
 8003036:	e9c4 9823 	strd	r9, r8, [r4, #140]	@ 0x8c
 800303a:	e9c4 7625 	strd	r7, r6, [r4, #148]	@ 0x94
 800303e:	e9c4 5534 	strd	r5, r5, [r4, #208]	@ 0xd0
 8003042:	e9c4 5538 	strd	r5, r5, [r4, #224]	@ 0xe0
 8003046:	f8c4 50d8 	str.w	r5, [r4, #216]	@ 0xd8
 800304a:	f8c4 5134 	str.w	r5, [r4, #308]	@ 0x134
 800304e:	f8c4 50e8 	str.w	r5, [r4, #232]	@ 0xe8
 8003052:	f7fd f8cf 	bl	80001f4 <memset>
 8003056:	f104 03d0 	add.w	r3, r4, #208	@ 0xd0
 800305a:	e9c4 983d 	strd	r9, r8, [r4, #244]	@ 0xf4
 800305e:	e9c4 763f 	strd	r7, r6, [r4, #252]	@ 0xfc
 8003062:	f8c4 30f0 	str.w	r3, [r4, #240]	@ 0xf0
 8003066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800306a:	bf00      	nop
 800306c:	200001f0 	.word	0x200001f0
 8003070:	08002f61 	.word	0x08002f61
 8003074:	08003ced 	.word	0x08003ced
 8003078:	08003d15 	.word	0x08003d15
 800307c:	08003d55 	.word	0x08003d55
 8003080:	08003d79 	.word	0x08003d79
 8003084:	00010009 	.word	0x00010009
 8003088:	00020012 	.word	0x00020012

0800308c <__sfp>:
 800308c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308e:	4b25      	ldr	r3, [pc, #148]	@ (8003124 <__sfp+0x98>)
 8003090:	4606      	mov	r6, r0
 8003092:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8003096:	2b00      	cmp	r3, #0
 8003098:	d03c      	beq.n	8003114 <__sfp+0x88>
 800309a:	4f23      	ldr	r7, [pc, #140]	@ (8003128 <__sfp+0x9c>)
 800309c:	e9d7 3401 	ldrd	r3, r4, [r7, #4]
 80030a0:	3b01      	subs	r3, #1
 80030a2:	d504      	bpl.n	80030ae <__sfp+0x22>
 80030a4:	e01d      	b.n	80030e2 <__sfp+0x56>
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	f104 0468 	add.w	r4, r4, #104	@ 0x68
 80030ac:	d019      	beq.n	80030e2 <__sfp+0x56>
 80030ae:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	2d00      	cmp	r5, #0
 80030b6:	d1f6      	bne.n	80030a6 <__sfp+0x1a>
 80030b8:	4b1c      	ldr	r3, [pc, #112]	@ (800312c <__sfp+0xa0>)
 80030ba:	2208      	movs	r2, #8
 80030bc:	4629      	mov	r1, r5
 80030be:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80030c2:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80030c6:	60e3      	str	r3, [r4, #12]
 80030c8:	6665      	str	r5, [r4, #100]	@ 0x64
 80030ca:	6025      	str	r5, [r4, #0]
 80030cc:	61a5      	str	r5, [r4, #24]
 80030ce:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 80030d2:	f7fd f88f 	bl	80001f4 <memset>
 80030d6:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 80030da:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 80030de:	4620      	mov	r0, r4
 80030e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030e2:	683d      	ldr	r5, [r7, #0]
 80030e4:	b10d      	cbz	r5, 80030ea <__sfp+0x5e>
 80030e6:	462f      	mov	r7, r5
 80030e8:	e7d8      	b.n	800309c <__sfp+0x10>
 80030ea:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 80030ee:	4630      	mov	r0, r6
 80030f0:	f000 f954 	bl	800339c <_malloc_r>
 80030f4:	4604      	mov	r4, r0
 80030f6:	b180      	cbz	r0, 800311a <__sfp+0x8e>
 80030f8:	2304      	movs	r3, #4
 80030fa:	6005      	str	r5, [r0, #0]
 80030fc:	4629      	mov	r1, r5
 80030fe:	4625      	mov	r5, r4
 8003100:	300c      	adds	r0, #12
 8003102:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8003106:	60a0      	str	r0, [r4, #8]
 8003108:	6063      	str	r3, [r4, #4]
 800310a:	f7fd f873 	bl	80001f4 <memset>
 800310e:	603c      	str	r4, [r7, #0]
 8003110:	462f      	mov	r7, r5
 8003112:	e7c3      	b.n	800309c <__sfp+0x10>
 8003114:	f7ff ff52 	bl	8002fbc <global_stdio_init.part.0>
 8003118:	e7bf      	b.n	800309a <__sfp+0xe>
 800311a:	230c      	movs	r3, #12
 800311c:	6038      	str	r0, [r7, #0]
 800311e:	6033      	str	r3, [r6, #0]
 8003120:	e7dd      	b.n	80030de <__sfp+0x52>
 8003122:	bf00      	nop
 8003124:	200001f0 	.word	0x200001f0
 8003128:	20000050 	.word	0x20000050
 800312c:	ffff0001 	.word	0xffff0001

08003130 <__sinit>:
 8003130:	6a03      	ldr	r3, [r0, #32]
 8003132:	b103      	cbz	r3, 8003136 <__sinit+0x6>
 8003134:	4770      	bx	lr
 8003136:	4b04      	ldr	r3, [pc, #16]	@ (8003148 <__sinit+0x18>)
 8003138:	4a04      	ldr	r2, [pc, #16]	@ (800314c <__sinit+0x1c>)
 800313a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800313e:	6202      	str	r2, [r0, #32]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1f7      	bne.n	8003134 <__sinit+0x4>
 8003144:	e73a      	b.n	8002fbc <global_stdio_init.part.0>
 8003146:	bf00      	nop
 8003148:	200001f0 	.word	0x200001f0
 800314c:	08002f79 	.word	0x08002f79

08003150 <__sfp_lock_acquire>:
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop

08003154 <__sfp_lock_release>:
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop

08003158 <__fp_lock_all>:
 8003158:	2000      	movs	r0, #0
 800315a:	4a02      	ldr	r2, [pc, #8]	@ (8003164 <__fp_lock_all+0xc>)
 800315c:	4902      	ldr	r1, [pc, #8]	@ (8003168 <__fp_lock_all+0x10>)
 800315e:	f000 b9fb 	b.w	8003558 <_fwalk_sglue>
 8003162:	bf00      	nop
 8003164:	20000050 	.word	0x20000050
 8003168:	08002f5d 	.word	0x08002f5d

0800316c <__fp_unlock_all>:
 800316c:	2000      	movs	r0, #0
 800316e:	4a02      	ldr	r2, [pc, #8]	@ (8003178 <__fp_unlock_all+0xc>)
 8003170:	4902      	ldr	r1, [pc, #8]	@ (800317c <__fp_unlock_all+0x10>)
 8003172:	f000 b9f1 	b.w	8003558 <_fwalk_sglue>
 8003176:	bf00      	nop
 8003178:	20000050 	.word	0x20000050
 800317c:	08002fb9 	.word	0x08002fb9

08003180 <abort>:
 8003180:	2006      	movs	r0, #6
 8003182:	b508      	push	{r3, lr}
 8003184:	f000 fb10 	bl	80037a8 <raise>
 8003188:	2001      	movs	r0, #1
 800318a:	f002 fc90 	bl	8005aae <_exit>
 800318e:	bf00      	nop

08003190 <__sflush_r>:
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8003196:	460c      	mov	r4, r1
 8003198:	071e      	lsls	r6, r3, #28
 800319a:	4607      	mov	r7, r0
 800319c:	d439      	bmi.n	8003212 <__sflush_r+0x82>
 800319e:	684a      	ldr	r2, [r1, #4]
 80031a0:	2a00      	cmp	r2, #0
 80031a2:	dd53      	ble.n	800324c <__sflush_r+0xbc>
 80031a4:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80031a6:	2d00      	cmp	r5, #0
 80031a8:	d031      	beq.n	800320e <__sflush_r+0x7e>
 80031aa:	2200      	movs	r2, #0
 80031ac:	683e      	ldr	r6, [r7, #0]
 80031ae:	603a      	str	r2, [r7, #0]
 80031b0:	f413 5280 	ands.w	r2, r3, #4096	@ 0x1000
 80031b4:	6a21      	ldr	r1, [r4, #32]
 80031b6:	d155      	bne.n	8003264 <__sflush_r+0xd4>
 80031b8:	2301      	movs	r3, #1
 80031ba:	4638      	mov	r0, r7
 80031bc:	47a8      	blx	r5
 80031be:	1c45      	adds	r5, r0, #1
 80031c0:	4602      	mov	r2, r0
 80031c2:	d063      	beq.n	800328c <__sflush_r+0xfc>
 80031c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031c8:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80031ca:	6a21      	ldr	r1, [r4, #32]
 80031cc:	0758      	lsls	r0, r3, #29
 80031ce:	d505      	bpl.n	80031dc <__sflush_r+0x4c>
 80031d0:	6863      	ldr	r3, [r4, #4]
 80031d2:	1ad2      	subs	r2, r2, r3
 80031d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80031d6:	b10b      	cbz	r3, 80031dc <__sflush_r+0x4c>
 80031d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031da:	1ad2      	subs	r2, r2, r3
 80031dc:	2300      	movs	r3, #0
 80031de:	4638      	mov	r0, r7
 80031e0:	47a8      	blx	r5
 80031e2:	1c42      	adds	r2, r0, #1
 80031e4:	d040      	beq.n	8003268 <__sflush_r+0xd8>
 80031e6:	2200      	movs	r2, #0
 80031e8:	6923      	ldr	r3, [r4, #16]
 80031ea:	6062      	str	r2, [r4, #4]
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	89a3      	ldrh	r3, [r4, #12]
 80031f0:	04db      	lsls	r3, r3, #19
 80031f2:	d500      	bpl.n	80031f6 <__sflush_r+0x66>
 80031f4:	6560      	str	r0, [r4, #84]	@ 0x54
 80031f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80031f8:	603e      	str	r6, [r7, #0]
 80031fa:	b141      	cbz	r1, 800320e <__sflush_r+0x7e>
 80031fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003200:	4299      	cmp	r1, r3
 8003202:	d002      	beq.n	800320a <__sflush_r+0x7a>
 8003204:	4638      	mov	r0, r7
 8003206:	f000 f949 	bl	800349c <_free_r>
 800320a:	2300      	movs	r3, #0
 800320c:	6363      	str	r3, [r4, #52]	@ 0x34
 800320e:	2000      	movs	r0, #0
 8003210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003212:	690e      	ldr	r6, [r1, #16]
 8003214:	2e00      	cmp	r6, #0
 8003216:	d0fa      	beq.n	800320e <__sflush_r+0x7e>
 8003218:	079b      	lsls	r3, r3, #30
 800321a:	bf18      	it	ne
 800321c:	2300      	movne	r3, #0
 800321e:	680d      	ldr	r5, [r1, #0]
 8003220:	bf08      	it	eq
 8003222:	694b      	ldreq	r3, [r1, #20]
 8003224:	600e      	str	r6, [r1, #0]
 8003226:	1bad      	subs	r5, r5, r6
 8003228:	608b      	str	r3, [r1, #8]
 800322a:	e00c      	b.n	8003246 <__sflush_r+0xb6>
 800322c:	462b      	mov	r3, r5
 800322e:	4632      	mov	r2, r6
 8003230:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003234:	4638      	mov	r0, r7
 8003236:	6a21      	ldr	r1, [r4, #32]
 8003238:	47e0      	blx	ip
 800323a:	f1b0 0c00 	subs.w	ip, r0, #0
 800323e:	eba5 050c 	sub.w	r5, r5, ip
 8003242:	4466      	add	r6, ip
 8003244:	dd06      	ble.n	8003254 <__sflush_r+0xc4>
 8003246:	2d00      	cmp	r5, #0
 8003248:	dcf0      	bgt.n	800322c <__sflush_r+0x9c>
 800324a:	e7e0      	b.n	800320e <__sflush_r+0x7e>
 800324c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800324e:	2a00      	cmp	r2, #0
 8003250:	dca8      	bgt.n	80031a4 <__sflush_r+0x14>
 8003252:	e7dc      	b.n	800320e <__sflush_r+0x7e>
 8003254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800325c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003260:	81a3      	strh	r3, [r4, #12]
 8003262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003264:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003266:	e7b1      	b.n	80031cc <__sflush_r+0x3c>
 8003268:	6839      	ldr	r1, [r7, #0]
 800326a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800326e:	291d      	cmp	r1, #29
 8003270:	d8f2      	bhi.n	8003258 <__sflush_r+0xc8>
 8003272:	4a0b      	ldr	r2, [pc, #44]	@ (80032a0 <__sflush_r+0x110>)
 8003274:	40ca      	lsrs	r2, r1
 8003276:	07d5      	lsls	r5, r2, #31
 8003278:	d5ee      	bpl.n	8003258 <__sflush_r+0xc8>
 800327a:	2200      	movs	r2, #0
 800327c:	6062      	str	r2, [r4, #4]
 800327e:	6922      	ldr	r2, [r4, #16]
 8003280:	6022      	str	r2, [r4, #0]
 8003282:	04da      	lsls	r2, r3, #19
 8003284:	d5b7      	bpl.n	80031f6 <__sflush_r+0x66>
 8003286:	2900      	cmp	r1, #0
 8003288:	d0b4      	beq.n	80031f4 <__sflush_r+0x64>
 800328a:	e7b4      	b.n	80031f6 <__sflush_r+0x66>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d098      	beq.n	80031c4 <__sflush_r+0x34>
 8003292:	2b1d      	cmp	r3, #29
 8003294:	d001      	beq.n	800329a <__sflush_r+0x10a>
 8003296:	2b16      	cmp	r3, #22
 8003298:	d1dc      	bne.n	8003254 <__sflush_r+0xc4>
 800329a:	603e      	str	r6, [r7, #0]
 800329c:	e7b7      	b.n	800320e <__sflush_r+0x7e>
 800329e:	bf00      	nop
 80032a0:	20400001 	.word	0x20400001

080032a4 <_fflush_r>:
 80032a4:	690b      	ldr	r3, [r1, #16]
 80032a6:	b1b3      	cbz	r3, 80032d6 <_fflush_r+0x32>
 80032a8:	b510      	push	{r4, lr}
 80032aa:	4604      	mov	r4, r0
 80032ac:	b082      	sub	sp, #8
 80032ae:	b108      	cbz	r0, 80032b4 <_fflush_r+0x10>
 80032b0:	6a03      	ldr	r3, [r0, #32]
 80032b2:	b15b      	cbz	r3, 80032cc <_fflush_r+0x28>
 80032b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80032b8:	b913      	cbnz	r3, 80032c0 <_fflush_r+0x1c>
 80032ba:	2000      	movs	r0, #0
 80032bc:	b002      	add	sp, #8
 80032be:	bd10      	pop	{r4, pc}
 80032c0:	4620      	mov	r0, r4
 80032c2:	b002      	add	sp, #8
 80032c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032c8:	f7ff bf62 	b.w	8003190 <__sflush_r>
 80032cc:	9101      	str	r1, [sp, #4]
 80032ce:	f7ff ff2f 	bl	8003130 <__sinit>
 80032d2:	9901      	ldr	r1, [sp, #4]
 80032d4:	e7ee      	b.n	80032b4 <_fflush_r+0x10>
 80032d6:	2000      	movs	r0, #0
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop

080032dc <fflush>:
 80032dc:	b1b8      	cbz	r0, 800330e <fflush+0x32>
 80032de:	b538      	push	{r3, r4, r5, lr}
 80032e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003318 <fflush+0x3c>)
 80032e2:	6903      	ldr	r3, [r0, #16]
 80032e4:	4604      	mov	r4, r0
 80032e6:	6815      	ldr	r5, [r2, #0]
 80032e8:	b12b      	cbz	r3, 80032f6 <fflush+0x1a>
 80032ea:	b10d      	cbz	r5, 80032f0 <fflush+0x14>
 80032ec:	6a2b      	ldr	r3, [r5, #32]
 80032ee:	b153      	cbz	r3, 8003306 <fflush+0x2a>
 80032f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032f4:	b90b      	cbnz	r3, 80032fa <fflush+0x1e>
 80032f6:	2000      	movs	r0, #0
 80032f8:	bd38      	pop	{r3, r4, r5, pc}
 80032fa:	4621      	mov	r1, r4
 80032fc:	4628      	mov	r0, r5
 80032fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003302:	f7ff bf45 	b.w	8003190 <__sflush_r>
 8003306:	4628      	mov	r0, r5
 8003308:	f7ff ff12 	bl	8003130 <__sinit>
 800330c:	e7f0      	b.n	80032f0 <fflush+0x14>
 800330e:	4a03      	ldr	r2, [pc, #12]	@ (800331c <fflush+0x40>)
 8003310:	4903      	ldr	r1, [pc, #12]	@ (8003320 <fflush+0x44>)
 8003312:	4804      	ldr	r0, [pc, #16]	@ (8003324 <fflush+0x48>)
 8003314:	f000 b920 	b.w	8003558 <_fwalk_sglue>
 8003318:	20000000 	.word	0x20000000
 800331c:	20000050 	.word	0x20000050
 8003320:	080032a5 	.word	0x080032a5
 8003324:	20000004 	.word	0x20000004

08003328 <_calloc_r>:
 8003328:	b570      	push	{r4, r5, r6, lr}
 800332a:	fba1 5402 	umull	r5, r4, r1, r2
 800332e:	b954      	cbnz	r4, 8003346 <_calloc_r+0x1e>
 8003330:	4629      	mov	r1, r5
 8003332:	f000 f833 	bl	800339c <_malloc_r>
 8003336:	4606      	mov	r6, r0
 8003338:	b118      	cbz	r0, 8003342 <_calloc_r+0x1a>
 800333a:	462a      	mov	r2, r5
 800333c:	4621      	mov	r1, r4
 800333e:	f7fc ff59 	bl	80001f4 <memset>
 8003342:	4630      	mov	r0, r6
 8003344:	bd70      	pop	{r4, r5, r6, pc}
 8003346:	220c      	movs	r2, #12
 8003348:	2600      	movs	r6, #0
 800334a:	6002      	str	r2, [r0, #0]
 800334c:	e7f9      	b.n	8003342 <_calloc_r+0x1a>
 800334e:	bf00      	nop

08003350 <sbrk_aligned>:
 8003350:	b570      	push	{r4, r5, r6, lr}
 8003352:	4e11      	ldr	r6, [pc, #68]	@ (8003398 <sbrk_aligned+0x48>)
 8003354:	4605      	mov	r5, r0
 8003356:	6833      	ldr	r3, [r6, #0]
 8003358:	460c      	mov	r4, r1
 800335a:	b1bb      	cbz	r3, 800338c <sbrk_aligned+0x3c>
 800335c:	4621      	mov	r1, r4
 800335e:	4628      	mov	r0, r5
 8003360:	f000 fcb2 	bl	8003cc8 <_sbrk_r>
 8003364:	1c43      	adds	r3, r0, #1
 8003366:	4601      	mov	r1, r0
 8003368:	d00c      	beq.n	8003384 <sbrk_aligned+0x34>
 800336a:	1cc4      	adds	r4, r0, #3
 800336c:	f024 0403 	bic.w	r4, r4, #3
 8003370:	42a0      	cmp	r0, r4
 8003372:	d005      	beq.n	8003380 <sbrk_aligned+0x30>
 8003374:	4628      	mov	r0, r5
 8003376:	1a61      	subs	r1, r4, r1
 8003378:	f000 fca6 	bl	8003cc8 <_sbrk_r>
 800337c:	3001      	adds	r0, #1
 800337e:	d001      	beq.n	8003384 <sbrk_aligned+0x34>
 8003380:	4620      	mov	r0, r4
 8003382:	bd70      	pop	{r4, r5, r6, pc}
 8003384:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003388:	4620      	mov	r0, r4
 800338a:	bd70      	pop	{r4, r5, r6, pc}
 800338c:	4619      	mov	r1, r3
 800338e:	f000 fc9b 	bl	8003cc8 <_sbrk_r>
 8003392:	6030      	str	r0, [r6, #0]
 8003394:	e7e2      	b.n	800335c <sbrk_aligned+0xc>
 8003396:	bf00      	nop
 8003398:	2000032c 	.word	0x2000032c

0800339c <_malloc_r>:
 800339c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033a0:	1ccd      	adds	r5, r1, #3
 80033a2:	f025 0503 	bic.w	r5, r5, #3
 80033a6:	3508      	adds	r5, #8
 80033a8:	2d0c      	cmp	r5, #12
 80033aa:	bf38      	it	cc
 80033ac:	250c      	movcc	r5, #12
 80033ae:	2d00      	cmp	r5, #0
 80033b0:	4606      	mov	r6, r0
 80033b2:	db18      	blt.n	80033e6 <_malloc_r+0x4a>
 80033b4:	42a9      	cmp	r1, r5
 80033b6:	d816      	bhi.n	80033e6 <_malloc_r+0x4a>
 80033b8:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8003498 <_malloc_r+0xfc>
 80033bc:	f000 f95a 	bl	8003674 <__malloc_lock>
 80033c0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80033c4:	b1a2      	cbz	r2, 80033f0 <_malloc_r+0x54>
 80033c6:	4614      	mov	r4, r2
 80033c8:	e003      	b.n	80033d2 <_malloc_r+0x36>
 80033ca:	6863      	ldr	r3, [r4, #4]
 80033cc:	4622      	mov	r2, r4
 80033ce:	b17b      	cbz	r3, 80033f0 <_malloc_r+0x54>
 80033d0:	461c      	mov	r4, r3
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	1b5b      	subs	r3, r3, r5
 80033d6:	d4f8      	bmi.n	80033ca <_malloc_r+0x2e>
 80033d8:	2b0b      	cmp	r3, #11
 80033da:	d81f      	bhi.n	800341c <_malloc_r+0x80>
 80033dc:	4294      	cmp	r4, r2
 80033de:	6863      	ldr	r3, [r4, #4]
 80033e0:	d054      	beq.n	800348c <_malloc_r+0xf0>
 80033e2:	6053      	str	r3, [r2, #4]
 80033e4:	e00c      	b.n	8003400 <_malloc_r+0x64>
 80033e6:	230c      	movs	r3, #12
 80033e8:	6033      	str	r3, [r6, #0]
 80033ea:	2000      	movs	r0, #0
 80033ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033f0:	4629      	mov	r1, r5
 80033f2:	4630      	mov	r0, r6
 80033f4:	f7ff ffac 	bl	8003350 <sbrk_aligned>
 80033f8:	1c43      	adds	r3, r0, #1
 80033fa:	4604      	mov	r4, r0
 80033fc:	d019      	beq.n	8003432 <_malloc_r+0x96>
 80033fe:	6005      	str	r5, [r0, #0]
 8003400:	4630      	mov	r0, r6
 8003402:	f000 f939 	bl	8003678 <__malloc_unlock>
 8003406:	f104 000b 	add.w	r0, r4, #11
 800340a:	1d23      	adds	r3, r4, #4
 800340c:	f020 0007 	bic.w	r0, r0, #7
 8003410:	1ac2      	subs	r2, r0, r3
 8003412:	bf1c      	itt	ne
 8003414:	1a1b      	subne	r3, r3, r0
 8003416:	50a3      	strne	r3, [r4, r2]
 8003418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800341c:	1961      	adds	r1, r4, r5
 800341e:	4294      	cmp	r4, r2
 8003420:	6025      	str	r5, [r4, #0]
 8003422:	bf14      	ite	ne
 8003424:	6051      	strne	r1, [r2, #4]
 8003426:	f8c8 1004 	streq.w	r1, [r8, #4]
 800342a:	5163      	str	r3, [r4, r5]
 800342c:	6863      	ldr	r3, [r4, #4]
 800342e:	604b      	str	r3, [r1, #4]
 8003430:	e7e6      	b.n	8003400 <_malloc_r+0x64>
 8003432:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8003436:	b31f      	cbz	r7, 8003480 <_malloc_r+0xe4>
 8003438:	463c      	mov	r4, r7
 800343a:	687f      	ldr	r7, [r7, #4]
 800343c:	2f00      	cmp	r7, #0
 800343e:	d1fb      	bne.n	8003438 <_malloc_r+0x9c>
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	4639      	mov	r1, r7
 8003444:	4630      	mov	r0, r6
 8003446:	eb04 0903 	add.w	r9, r4, r3
 800344a:	f000 fc3d 	bl	8003cc8 <_sbrk_r>
 800344e:	4581      	cmp	r9, r0
 8003450:	d116      	bne.n	8003480 <_malloc_r+0xe4>
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	4630      	mov	r0, r6
 8003456:	1aed      	subs	r5, r5, r3
 8003458:	4629      	mov	r1, r5
 800345a:	f7ff ff79 	bl	8003350 <sbrk_aligned>
 800345e:	3001      	adds	r0, #1
 8003460:	d00e      	beq.n	8003480 <_malloc_r+0xe4>
 8003462:	6823      	ldr	r3, [r4, #0]
 8003464:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003468:	442b      	add	r3, r5
 800346a:	6023      	str	r3, [r4, #0]
 800346c:	6853      	ldr	r3, [r2, #4]
 800346e:	b183      	cbz	r3, 8003492 <_malloc_r+0xf6>
 8003470:	42a3      	cmp	r3, r4
 8003472:	d003      	beq.n	800347c <_malloc_r+0xe0>
 8003474:	461a      	mov	r2, r3
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	429c      	cmp	r4, r3
 800347a:	d1fb      	bne.n	8003474 <_malloc_r+0xd8>
 800347c:	2300      	movs	r3, #0
 800347e:	e7b0      	b.n	80033e2 <_malloc_r+0x46>
 8003480:	230c      	movs	r3, #12
 8003482:	4630      	mov	r0, r6
 8003484:	6033      	str	r3, [r6, #0]
 8003486:	f000 f8f7 	bl	8003678 <__malloc_unlock>
 800348a:	e7ae      	b.n	80033ea <_malloc_r+0x4e>
 800348c:	f8c8 3004 	str.w	r3, [r8, #4]
 8003490:	e7b6      	b.n	8003400 <_malloc_r+0x64>
 8003492:	f8c8 7004 	str.w	r7, [r8, #4]
 8003496:	e7b3      	b.n	8003400 <_malloc_r+0x64>
 8003498:	2000032c 	.word	0x2000032c

0800349c <_free_r>:
 800349c:	2900      	cmp	r1, #0
 800349e:	d050      	beq.n	8003542 <_free_r+0xa6>
 80034a0:	b538      	push	{r3, r4, r5, lr}
 80034a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034a6:	1f0c      	subs	r4, r1, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bfb8      	it	lt
 80034ac:	18e4      	addlt	r4, r4, r3
 80034ae:	4605      	mov	r5, r0
 80034b0:	f000 f8e0 	bl	8003674 <__malloc_lock>
 80034b4:	4a27      	ldr	r2, [pc, #156]	@ (8003554 <_free_r+0xb8>)
 80034b6:	6813      	ldr	r3, [r2, #0]
 80034b8:	b12b      	cbz	r3, 80034c6 <_free_r+0x2a>
 80034ba:	42a3      	cmp	r3, r4
 80034bc:	d90c      	bls.n	80034d8 <_free_r+0x3c>
 80034be:	6821      	ldr	r1, [r4, #0]
 80034c0:	1860      	adds	r0, r4, r1
 80034c2:	4283      	cmp	r3, r0
 80034c4:	d02c      	beq.n	8003520 <_free_r+0x84>
 80034c6:	4628      	mov	r0, r5
 80034c8:	6063      	str	r3, [r4, #4]
 80034ca:	6014      	str	r4, [r2, #0]
 80034cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034d0:	f000 b8d2 	b.w	8003678 <__malloc_unlock>
 80034d4:	42a3      	cmp	r3, r4
 80034d6:	d80f      	bhi.n	80034f8 <_free_r+0x5c>
 80034d8:	461a      	mov	r2, r3
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f9      	bne.n	80034d4 <_free_r+0x38>
 80034e0:	6811      	ldr	r1, [r2, #0]
 80034e2:	1850      	adds	r0, r2, r1
 80034e4:	4284      	cmp	r4, r0
 80034e6:	d017      	beq.n	8003518 <_free_r+0x7c>
 80034e8:	d32c      	bcc.n	8003544 <_free_r+0xa8>
 80034ea:	6063      	str	r3, [r4, #4]
 80034ec:	6054      	str	r4, [r2, #4]
 80034ee:	4628      	mov	r0, r5
 80034f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034f4:	f000 b8c0 	b.w	8003678 <__malloc_unlock>
 80034f8:	6811      	ldr	r1, [r2, #0]
 80034fa:	1850      	adds	r0, r2, r1
 80034fc:	42a0      	cmp	r0, r4
 80034fe:	d014      	beq.n	800352a <_free_r+0x8e>
 8003500:	d820      	bhi.n	8003544 <_free_r+0xa8>
 8003502:	6821      	ldr	r1, [r4, #0]
 8003504:	1860      	adds	r0, r4, r1
 8003506:	4283      	cmp	r3, r0
 8003508:	d1ef      	bne.n	80034ea <_free_r+0x4e>
 800350a:	6818      	ldr	r0, [r3, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	4408      	add	r0, r1
 8003510:	e9c4 0300 	strd	r0, r3, [r4]
 8003514:	6054      	str	r4, [r2, #4]
 8003516:	e7ea      	b.n	80034ee <_free_r+0x52>
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	440b      	add	r3, r1
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	e7e6      	b.n	80034ee <_free_r+0x52>
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	4408      	add	r0, r1
 8003526:	6020      	str	r0, [r4, #0]
 8003528:	e7cd      	b.n	80034c6 <_free_r+0x2a>
 800352a:	6820      	ldr	r0, [r4, #0]
 800352c:	4401      	add	r1, r0
 800352e:	1850      	adds	r0, r2, r1
 8003530:	4283      	cmp	r3, r0
 8003532:	6011      	str	r1, [r2, #0]
 8003534:	d1db      	bne.n	80034ee <_free_r+0x52>
 8003536:	e9d3 0400 	ldrd	r0, r4, [r3]
 800353a:	4401      	add	r1, r0
 800353c:	e9c2 1400 	strd	r1, r4, [r2]
 8003540:	e7d5      	b.n	80034ee <_free_r+0x52>
 8003542:	4770      	bx	lr
 8003544:	230c      	movs	r3, #12
 8003546:	4628      	mov	r0, r5
 8003548:	602b      	str	r3, [r5, #0]
 800354a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800354e:	f000 b893 	b.w	8003678 <__malloc_unlock>
 8003552:	bf00      	nop
 8003554:	20000330 	.word	0x20000330

08003558 <_fwalk_sglue>:
 8003558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800355c:	f04f 0900 	mov.w	r9, #0
 8003560:	4680      	mov	r8, r0
 8003562:	460f      	mov	r7, r1
 8003564:	4616      	mov	r6, r2
 8003566:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800356a:	3d01      	subs	r5, #1
 800356c:	d410      	bmi.n	8003590 <_fwalk_sglue+0x38>
 800356e:	89a3      	ldrh	r3, [r4, #12]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d908      	bls.n	8003586 <_fwalk_sglue+0x2e>
 8003574:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8003578:	3301      	adds	r3, #1
 800357a:	d004      	beq.n	8003586 <_fwalk_sglue+0x2e>
 800357c:	4621      	mov	r1, r4
 800357e:	4640      	mov	r0, r8
 8003580:	47b8      	blx	r7
 8003582:	ea49 0900 	orr.w	r9, r9, r0
 8003586:	3d01      	subs	r5, #1
 8003588:	1c6b      	adds	r3, r5, #1
 800358a:	f104 0468 	add.w	r4, r4, #104	@ 0x68
 800358e:	d1ee      	bne.n	800356e <_fwalk_sglue+0x16>
 8003590:	6836      	ldr	r6, [r6, #0]
 8003592:	2e00      	cmp	r6, #0
 8003594:	d1e7      	bne.n	8003566 <_fwalk_sglue+0xe>
 8003596:	4648      	mov	r0, r9
 8003598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800359c <_wctomb_r>:
 800359c:	b410      	push	{r4}
 800359e:	4c03      	ldr	r4, [pc, #12]	@ (80035ac <_wctomb_r+0x10>)
 80035a0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	@ 0xe0
 80035a4:	46a4      	mov	ip, r4
 80035a6:	bc10      	pop	{r4}
 80035a8:	4760      	bx	ip
 80035aa:	bf00      	nop
 80035ac:	2000005c 	.word	0x2000005c

080035b0 <__ascii_wctomb>:
 80035b0:	4603      	mov	r3, r0
 80035b2:	b149      	cbz	r1, 80035c8 <__ascii_wctomb+0x18>
 80035b4:	2aff      	cmp	r2, #255	@ 0xff
 80035b6:	d802      	bhi.n	80035be <__ascii_wctomb+0xe>
 80035b8:	2001      	movs	r0, #1
 80035ba:	700a      	strb	r2, [r1, #0]
 80035bc:	4770      	bx	lr
 80035be:	228a      	movs	r2, #138	@ 0x8a
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	4770      	bx	lr
 80035c8:	4608      	mov	r0, r1
 80035ca:	4770      	bx	lr

080035cc <_fiprintf_r>:
 80035cc:	b40c      	push	{r2, r3}
 80035ce:	b500      	push	{lr}
 80035d0:	b083      	sub	sp, #12
 80035d2:	ab04      	add	r3, sp, #16
 80035d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80035d8:	9301      	str	r3, [sp, #4]
 80035da:	f000 f9bd 	bl	8003958 <_vfiprintf_r>
 80035de:	b003      	add	sp, #12
 80035e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80035e4:	b002      	add	sp, #8
 80035e6:	4770      	bx	lr

080035e8 <fiprintf>:
 80035e8:	b40e      	push	{r1, r2, r3}
 80035ea:	b500      	push	{lr}
 80035ec:	4a07      	ldr	r2, [pc, #28]	@ (800360c <fiprintf+0x24>)
 80035ee:	b082      	sub	sp, #8
 80035f0:	ab03      	add	r3, sp, #12
 80035f2:	4601      	mov	r1, r0
 80035f4:	6810      	ldr	r0, [r2, #0]
 80035f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80035fa:	9301      	str	r3, [sp, #4]
 80035fc:	f000 f9ac 	bl	8003958 <_vfiprintf_r>
 8003600:	b002      	add	sp, #8
 8003602:	f85d eb04 	ldr.w	lr, [sp], #4
 8003606:	b003      	add	sp, #12
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	20000000 	.word	0x20000000

08003610 <_realloc_r>:
 8003610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003614:	4614      	mov	r4, r2
 8003616:	b341      	cbz	r1, 800366a <_realloc_r+0x5a>
 8003618:	b30a      	cbz	r2, 800365e <_realloc_r+0x4e>
 800361a:	4606      	mov	r6, r0
 800361c:	460d      	mov	r5, r1
 800361e:	f000 fbaf 	bl	8003d80 <_malloc_usable_size_r>
 8003622:	4284      	cmp	r4, r0
 8003624:	4607      	mov	r7, r0
 8003626:	d802      	bhi.n	800362e <_realloc_r+0x1e>
 8003628:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800362c:	d813      	bhi.n	8003656 <_realloc_r+0x46>
 800362e:	4621      	mov	r1, r4
 8003630:	4630      	mov	r0, r6
 8003632:	f7ff feb3 	bl	800339c <_malloc_r>
 8003636:	4680      	mov	r8, r0
 8003638:	b150      	cbz	r0, 8003650 <_realloc_r+0x40>
 800363a:	42bc      	cmp	r4, r7
 800363c:	4622      	mov	r2, r4
 800363e:	4629      	mov	r1, r5
 8003640:	bf28      	it	cs
 8003642:	463a      	movcs	r2, r7
 8003644:	f7fe f998 	bl	8001978 <memcpy>
 8003648:	4629      	mov	r1, r5
 800364a:	4630      	mov	r0, r6
 800364c:	f7ff ff26 	bl	800349c <_free_r>
 8003650:	4640      	mov	r0, r8
 8003652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003656:	46a8      	mov	r8, r5
 8003658:	4640      	mov	r0, r8
 800365a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800365e:	46a0      	mov	r8, r4
 8003660:	f7ff ff1c 	bl	800349c <_free_r>
 8003664:	4640      	mov	r0, r8
 8003666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800366a:	4611      	mov	r1, r2
 800366c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003670:	f7ff be94 	b.w	800339c <_malloc_r>

08003674 <__malloc_lock>:
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop

08003678 <__malloc_unlock>:
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop

0800367c <_init_signal_r>:
 800367c:	b538      	push	{r3, r4, r5, lr}
 800367e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8003680:	b10c      	cbz	r4, 8003686 <_init_signal_r+0xa>
 8003682:	2000      	movs	r0, #0
 8003684:	bd38      	pop	{r3, r4, r5, pc}
 8003686:	2180      	movs	r1, #128	@ 0x80
 8003688:	4605      	mov	r5, r0
 800368a:	f7ff fe87 	bl	800339c <_malloc_r>
 800368e:	4602      	mov	r2, r0
 8003690:	63e8      	str	r0, [r5, #60]	@ 0x3c
 8003692:	b130      	cbz	r0, 80036a2 <_init_signal_r+0x26>
 8003694:	1f03      	subs	r3, r0, #4
 8003696:	327c      	adds	r2, #124	@ 0x7c
 8003698:	f843 4f04 	str.w	r4, [r3, #4]!
 800369c:	4293      	cmp	r3, r2
 800369e:	d1fb      	bne.n	8003698 <_init_signal_r+0x1c>
 80036a0:	e7ef      	b.n	8003682 <_init_signal_r+0x6>
 80036a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036a6:	bd38      	pop	{r3, r4, r5, pc}

080036a8 <_signal_r>:
 80036a8:	b530      	push	{r4, r5, lr}
 80036aa:	291f      	cmp	r1, #31
 80036ac:	4605      	mov	r5, r0
 80036ae:	b083      	sub	sp, #12
 80036b0:	d808      	bhi.n	80036c4 <_signal_r+0x1c>
 80036b2:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80036b4:	460c      	mov	r4, r1
 80036b6:	b153      	cbz	r3, 80036ce <_signal_r+0x26>
 80036b8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80036bc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80036c0:	b003      	add	sp, #12
 80036c2:	bd30      	pop	{r4, r5, pc}
 80036c4:	2316      	movs	r3, #22
 80036c6:	6003      	str	r3, [r0, #0]
 80036c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036cc:	e7f8      	b.n	80036c0 <_signal_r+0x18>
 80036ce:	2180      	movs	r1, #128	@ 0x80
 80036d0:	9201      	str	r2, [sp, #4]
 80036d2:	f7ff fe63 	bl	800339c <_malloc_r>
 80036d6:	9a01      	ldr	r2, [sp, #4]
 80036d8:	4603      	mov	r3, r0
 80036da:	63e8      	str	r0, [r5, #60]	@ 0x3c
 80036dc:	2800      	cmp	r0, #0
 80036de:	d0f3      	beq.n	80036c8 <_signal_r+0x20>
 80036e0:	1f01      	subs	r1, r0, #4
 80036e2:	f100 057c 	add.w	r5, r0, #124	@ 0x7c
 80036e6:	2000      	movs	r0, #0
 80036e8:	f841 0f04 	str.w	r0, [r1, #4]!
 80036ec:	42a9      	cmp	r1, r5
 80036ee:	d1fb      	bne.n	80036e8 <_signal_r+0x40>
 80036f0:	e7e2      	b.n	80036b8 <_signal_r+0x10>
 80036f2:	bf00      	nop

080036f4 <_raise_r>:
 80036f4:	291f      	cmp	r1, #31
 80036f6:	b538      	push	{r3, r4, r5, lr}
 80036f8:	4605      	mov	r5, r0
 80036fa:	d81e      	bhi.n	800373a <_raise_r+0x46>
 80036fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80036fe:	460c      	mov	r4, r1
 8003700:	b16a      	cbz	r2, 800371e <_raise_r+0x2a>
 8003702:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003706:	b153      	cbz	r3, 800371e <_raise_r+0x2a>
 8003708:	2b01      	cmp	r3, #1
 800370a:	d006      	beq.n	800371a <_raise_r+0x26>
 800370c:	1c59      	adds	r1, r3, #1
 800370e:	d010      	beq.n	8003732 <_raise_r+0x3e>
 8003710:	2100      	movs	r1, #0
 8003712:	4620      	mov	r0, r4
 8003714:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003718:	4798      	blx	r3
 800371a:	2000      	movs	r0, #0
 800371c:	bd38      	pop	{r3, r4, r5, pc}
 800371e:	4628      	mov	r0, r5
 8003720:	f000 fe6c 	bl	80043fc <_getpid_r>
 8003724:	4622      	mov	r2, r4
 8003726:	4601      	mov	r1, r0
 8003728:	4628      	mov	r0, r5
 800372a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800372e:	f000 be51 	b.w	80043d4 <_kill_r>
 8003732:	2316      	movs	r3, #22
 8003734:	2001      	movs	r0, #1
 8003736:	602b      	str	r3, [r5, #0]
 8003738:	bd38      	pop	{r3, r4, r5, pc}
 800373a:	2316      	movs	r3, #22
 800373c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003740:	602b      	str	r3, [r5, #0]
 8003742:	bd38      	pop	{r3, r4, r5, pc}

08003744 <__sigtramp_r>:
 8003744:	291f      	cmp	r1, #31
 8003746:	d82b      	bhi.n	80037a0 <__sigtramp_r+0x5c>
 8003748:	b538      	push	{r3, r4, r5, lr}
 800374a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800374c:	460c      	mov	r4, r1
 800374e:	4605      	mov	r5, r0
 8003750:	b1a3      	cbz	r3, 800377c <__sigtramp_r+0x38>
 8003752:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 8003756:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800375a:	b14a      	cbz	r2, 8003770 <__sigtramp_r+0x2c>
 800375c:	1c51      	adds	r1, r2, #1
 800375e:	d00b      	beq.n	8003778 <__sigtramp_r+0x34>
 8003760:	2a01      	cmp	r2, #1
 8003762:	d007      	beq.n	8003774 <__sigtramp_r+0x30>
 8003764:	2500      	movs	r5, #0
 8003766:	4620      	mov	r0, r4
 8003768:	601d      	str	r5, [r3, #0]
 800376a:	4790      	blx	r2
 800376c:	4628      	mov	r0, r5
 800376e:	bd38      	pop	{r3, r4, r5, pc}
 8003770:	2001      	movs	r0, #1
 8003772:	bd38      	pop	{r3, r4, r5, pc}
 8003774:	2003      	movs	r0, #3
 8003776:	bd38      	pop	{r3, r4, r5, pc}
 8003778:	2002      	movs	r0, #2
 800377a:	bd38      	pop	{r3, r4, r5, pc}
 800377c:	2180      	movs	r1, #128	@ 0x80
 800377e:	f7ff fe0d 	bl	800339c <_malloc_r>
 8003782:	4603      	mov	r3, r0
 8003784:	63e8      	str	r0, [r5, #60]	@ 0x3c
 8003786:	b140      	cbz	r0, 800379a <__sigtramp_r+0x56>
 8003788:	2000      	movs	r0, #0
 800378a:	1f1a      	subs	r2, r3, #4
 800378c:	f103 017c 	add.w	r1, r3, #124	@ 0x7c
 8003790:	f842 0f04 	str.w	r0, [r2, #4]!
 8003794:	428a      	cmp	r2, r1
 8003796:	d1fb      	bne.n	8003790 <__sigtramp_r+0x4c>
 8003798:	e7db      	b.n	8003752 <__sigtramp_r+0xe>
 800379a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800379e:	bd38      	pop	{r3, r4, r5, pc}
 80037a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop

080037a8 <raise>:
 80037a8:	b538      	push	{r3, r4, r5, lr}
 80037aa:	4b13      	ldr	r3, [pc, #76]	@ (80037f8 <raise+0x50>)
 80037ac:	281f      	cmp	r0, #31
 80037ae:	681d      	ldr	r5, [r3, #0]
 80037b0:	d81d      	bhi.n	80037ee <raise+0x46>
 80037b2:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 80037b4:	4604      	mov	r4, r0
 80037b6:	b162      	cbz	r2, 80037d2 <raise+0x2a>
 80037b8:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 80037bc:	b14b      	cbz	r3, 80037d2 <raise+0x2a>
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d005      	beq.n	80037ce <raise+0x26>
 80037c2:	1c59      	adds	r1, r3, #1
 80037c4:	d00f      	beq.n	80037e6 <raise+0x3e>
 80037c6:	2100      	movs	r1, #0
 80037c8:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
 80037cc:	4798      	blx	r3
 80037ce:	2000      	movs	r0, #0
 80037d0:	bd38      	pop	{r3, r4, r5, pc}
 80037d2:	4628      	mov	r0, r5
 80037d4:	f000 fe12 	bl	80043fc <_getpid_r>
 80037d8:	4622      	mov	r2, r4
 80037da:	4601      	mov	r1, r0
 80037dc:	4628      	mov	r0, r5
 80037de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037e2:	f000 bdf7 	b.w	80043d4 <_kill_r>
 80037e6:	2316      	movs	r3, #22
 80037e8:	2001      	movs	r0, #1
 80037ea:	602b      	str	r3, [r5, #0]
 80037ec:	bd38      	pop	{r3, r4, r5, pc}
 80037ee:	2316      	movs	r3, #22
 80037f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037f4:	602b      	str	r3, [r5, #0]
 80037f6:	bd38      	pop	{r3, r4, r5, pc}
 80037f8:	20000000 	.word	0x20000000

080037fc <signal>:
 80037fc:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <signal+0x48>)
 80037fe:	281f      	cmp	r0, #31
 8003800:	b570      	push	{r4, r5, r6, lr}
 8003802:	681e      	ldr	r6, [r3, #0]
 8003804:	d808      	bhi.n	8003818 <signal+0x1c>
 8003806:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8003808:	4604      	mov	r4, r0
 800380a:	460d      	mov	r5, r1
 800380c:	b14b      	cbz	r3, 8003822 <signal+0x26>
 800380e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003812:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
 8003816:	bd70      	pop	{r4, r5, r6, pc}
 8003818:	2316      	movs	r3, #22
 800381a:	6033      	str	r3, [r6, #0]
 800381c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003820:	bd70      	pop	{r4, r5, r6, pc}
 8003822:	2180      	movs	r1, #128	@ 0x80
 8003824:	4630      	mov	r0, r6
 8003826:	f7ff fdb9 	bl	800339c <_malloc_r>
 800382a:	4603      	mov	r3, r0
 800382c:	63f0      	str	r0, [r6, #60]	@ 0x3c
 800382e:	2800      	cmp	r0, #0
 8003830:	d0f4      	beq.n	800381c <signal+0x20>
 8003832:	2100      	movs	r1, #0
 8003834:	1f02      	subs	r2, r0, #4
 8003836:	307c      	adds	r0, #124	@ 0x7c
 8003838:	f842 1f04 	str.w	r1, [r2, #4]!
 800383c:	4282      	cmp	r2, r0
 800383e:	d1fb      	bne.n	8003838 <signal+0x3c>
 8003840:	e7e5      	b.n	800380e <signal+0x12>
 8003842:	bf00      	nop
 8003844:	20000000 	.word	0x20000000

08003848 <_init_signal>:
 8003848:	b538      	push	{r3, r4, r5, lr}
 800384a:	4b0b      	ldr	r3, [pc, #44]	@ (8003878 <_init_signal+0x30>)
 800384c:	681d      	ldr	r5, [r3, #0]
 800384e:	6bec      	ldr	r4, [r5, #60]	@ 0x3c
 8003850:	b10c      	cbz	r4, 8003856 <_init_signal+0xe>
 8003852:	2000      	movs	r0, #0
 8003854:	bd38      	pop	{r3, r4, r5, pc}
 8003856:	2180      	movs	r1, #128	@ 0x80
 8003858:	4628      	mov	r0, r5
 800385a:	f7ff fd9f 	bl	800339c <_malloc_r>
 800385e:	63e8      	str	r0, [r5, #60]	@ 0x3c
 8003860:	b138      	cbz	r0, 8003872 <_init_signal+0x2a>
 8003862:	1f03      	subs	r3, r0, #4
 8003864:	f100 027c 	add.w	r2, r0, #124	@ 0x7c
 8003868:	f843 4f04 	str.w	r4, [r3, #4]!
 800386c:	4293      	cmp	r3, r2
 800386e:	d1fb      	bne.n	8003868 <_init_signal+0x20>
 8003870:	e7ef      	b.n	8003852 <_init_signal+0xa>
 8003872:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	20000000 	.word	0x20000000

0800387c <__sigtramp>:
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4b17      	ldr	r3, [pc, #92]	@ (80038dc <__sigtramp+0x60>)
 8003880:	281f      	cmp	r0, #31
 8003882:	681d      	ldr	r5, [r3, #0]
 8003884:	d826      	bhi.n	80038d4 <__sigtramp+0x58>
 8003886:	4604      	mov	r4, r0
 8003888:	6be8      	ldr	r0, [r5, #60]	@ 0x3c
 800388a:	b1a0      	cbz	r0, 80038b6 <__sigtramp+0x3a>
 800388c:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
 8003890:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8003894:	b14a      	cbz	r2, 80038aa <__sigtramp+0x2e>
 8003896:	1c51      	adds	r1, r2, #1
 8003898:	d00b      	beq.n	80038b2 <__sigtramp+0x36>
 800389a:	2a01      	cmp	r2, #1
 800389c:	d007      	beq.n	80038ae <__sigtramp+0x32>
 800389e:	2500      	movs	r5, #0
 80038a0:	4620      	mov	r0, r4
 80038a2:	601d      	str	r5, [r3, #0]
 80038a4:	4790      	blx	r2
 80038a6:	4628      	mov	r0, r5
 80038a8:	bd38      	pop	{r3, r4, r5, pc}
 80038aa:	2001      	movs	r0, #1
 80038ac:	bd38      	pop	{r3, r4, r5, pc}
 80038ae:	2003      	movs	r0, #3
 80038b0:	bd38      	pop	{r3, r4, r5, pc}
 80038b2:	2002      	movs	r0, #2
 80038b4:	bd38      	pop	{r3, r4, r5, pc}
 80038b6:	2180      	movs	r1, #128	@ 0x80
 80038b8:	4628      	mov	r0, r5
 80038ba:	f7ff fd6f 	bl	800339c <_malloc_r>
 80038be:	63e8      	str	r0, [r5, #60]	@ 0x3c
 80038c0:	b140      	cbz	r0, 80038d4 <__sigtramp+0x58>
 80038c2:	2100      	movs	r1, #0
 80038c4:	1f03      	subs	r3, r0, #4
 80038c6:	f100 027c 	add.w	r2, r0, #124	@ 0x7c
 80038ca:	f843 1f04 	str.w	r1, [r3, #4]!
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d1fb      	bne.n	80038ca <__sigtramp+0x4e>
 80038d2:	e7db      	b.n	800388c <__sigtramp+0x10>
 80038d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80038d8:	bd38      	pop	{r3, r4, r5, pc}
 80038da:	bf00      	nop
 80038dc:	20000000 	.word	0x20000000

080038e0 <__sfputc_r>:
 80038e0:	6893      	ldr	r3, [r2, #8]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	6093      	str	r3, [r2, #8]
 80038e8:	da05      	bge.n	80038f6 <__sfputc_r+0x16>
 80038ea:	f8d2 c018 	ldr.w	ip, [r2, #24]
 80038ee:	4563      	cmp	r3, ip
 80038f0:	db07      	blt.n	8003902 <__sfputc_r+0x22>
 80038f2:	290a      	cmp	r1, #10
 80038f4:	d005      	beq.n	8003902 <__sfputc_r+0x22>
 80038f6:	6813      	ldr	r3, [r2, #0]
 80038f8:	1c58      	adds	r0, r3, #1
 80038fa:	6010      	str	r0, [r2, #0]
 80038fc:	4608      	mov	r0, r1
 80038fe:	7019      	strb	r1, [r3, #0]
 8003900:	4770      	bx	lr
 8003902:	f000 bc91 	b.w	8004228 <__swbuf_r>
 8003906:	bf00      	nop

08003908 <__sfputs_r>:
 8003908:	b19b      	cbz	r3, 8003932 <__sfputs_r+0x2a>
 800390a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800390c:	4413      	add	r3, r2
 800390e:	4606      	mov	r6, r0
 8003910:	460f      	mov	r7, r1
 8003912:	1e54      	subs	r4, r2, #1
 8003914:	1e5d      	subs	r5, r3, #1
 8003916:	e001      	b.n	800391c <__sfputs_r+0x14>
 8003918:	42ac      	cmp	r4, r5
 800391a:	d008      	beq.n	800392e <__sfputs_r+0x26>
 800391c:	463a      	mov	r2, r7
 800391e:	4630      	mov	r0, r6
 8003920:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8003924:	f7ff ffdc 	bl	80038e0 <__sfputc_r>
 8003928:	1c43      	adds	r3, r0, #1
 800392a:	d1f5      	bne.n	8003918 <__sfputs_r+0x10>
 800392c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800392e:	2000      	movs	r0, #0
 8003930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003932:	2000      	movs	r0, #0
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <__sprint_r>:
 8003938:	6893      	ldr	r3, [r2, #8]
 800393a:	b510      	push	{r4, lr}
 800393c:	4614      	mov	r4, r2
 800393e:	b91b      	cbnz	r3, 8003948 <__sprint_r+0x10>
 8003940:	4618      	mov	r0, r3
 8003942:	2300      	movs	r3, #0
 8003944:	6063      	str	r3, [r4, #4]
 8003946:	bd10      	pop	{r4, pc}
 8003948:	f000 fa38 	bl	8003dbc <__sfvwrite_r>
 800394c:	2300      	movs	r3, #0
 800394e:	60a3      	str	r3, [r4, #8]
 8003950:	2300      	movs	r3, #0
 8003952:	6063      	str	r3, [r4, #4]
 8003954:	bd10      	pop	{r4, pc}
 8003956:	bf00      	nop

08003958 <_vfiprintf_r>:
 8003958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800395c:	b0a1      	sub	sp, #132	@ 0x84
 800395e:	468b      	mov	fp, r1
 8003960:	4691      	mov	r9, r2
 8003962:	461c      	mov	r4, r3
 8003964:	9004      	str	r0, [sp, #16]
 8003966:	b118      	cbz	r0, 8003970 <_vfiprintf_r+0x18>
 8003968:	6a03      	ldr	r3, [r0, #32]
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 8113 	beq.w	8003b96 <_vfiprintf_r+0x23e>
 8003970:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003974:	0718      	lsls	r0, r3, #28
 8003976:	f140 808e 	bpl.w	8003a96 <_vfiprintf_r+0x13e>
 800397a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 8089 	beq.w	8003a96 <_vfiprintf_r+0x13e>
 8003984:	2300      	movs	r3, #0
 8003986:	f243 0220 	movw	r2, #12320	@ 0x3020
 800398a:	930d      	str	r3, [sp, #52]	@ 0x34
 800398c:	f899 3000 	ldrb.w	r3, [r9]
 8003990:	2701      	movs	r7, #1
 8003992:	4e82      	ldr	r6, [pc, #520]	@ (8003b9c <_vfiprintf_r+0x244>)
 8003994:	9407      	str	r4, [sp, #28]
 8003996:	f8ad 2039 	strh.w	r2, [sp, #57]	@ 0x39
 800399a:	2b00      	cmp	r3, #0
 800399c:	d073      	beq.n	8003a86 <_vfiprintf_r+0x12e>
 800399e:	464d      	mov	r5, r9
 80039a0:	e003      	b.n	80039aa <_vfiprintf_r+0x52>
 80039a2:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d07f      	beq.n	8003aaa <_vfiprintf_r+0x152>
 80039aa:	2b25      	cmp	r3, #37	@ 0x25
 80039ac:	d1f9      	bne.n	80039a2 <_vfiprintf_r+0x4a>
 80039ae:	ebb5 0a09 	subs.w	sl, r5, r9
 80039b2:	d17d      	bne.n	8003ab0 <_vfiprintf_r+0x158>
 80039b4:	782b      	ldrb	r3, [r5, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d065      	beq.n	8003a86 <_vfiprintf_r+0x12e>
 80039ba:	2300      	movs	r3, #0
 80039bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039c0:	3501      	adds	r5, #1
 80039c2:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
 80039c6:	9308      	str	r3, [sp, #32]
 80039c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80039ca:	f88d 3063 	strb.w	r3, [sp, #99]	@ 0x63
 80039ce:	931e      	str	r3, [sp, #120]	@ 0x78
 80039d0:	e006      	b.n	80039e0 <_vfiprintf_r+0x88>
 80039d2:	4625      	mov	r5, r4
 80039d4:	9b08      	ldr	r3, [sp, #32]
 80039d6:	1b80      	subs	r0, r0, r6
 80039d8:	fa07 f000 	lsl.w	r0, r7, r0
 80039dc:	4303      	orrs	r3, r0
 80039de:	9308      	str	r3, [sp, #32]
 80039e0:	462c      	mov	r4, r5
 80039e2:	2205      	movs	r2, #5
 80039e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039e8:	4630      	mov	r0, r6
 80039ea:	f7ff fa6b 	bl	8002ec4 <memchr>
 80039ee:	46a1      	mov	r9, r4
 80039f0:	2800      	cmp	r0, #0
 80039f2:	d1ee      	bne.n	80039d2 <_vfiprintf_r+0x7a>
 80039f4:	9b08      	ldr	r3, [sp, #32]
 80039f6:	06d9      	lsls	r1, r3, #27
 80039f8:	bf44      	itt	mi
 80039fa:	2220      	movmi	r2, #32
 80039fc:	f88d 2063 	strbmi.w	r2, [sp, #99]	@ 0x63
 8003a00:	071a      	lsls	r2, r3, #28
 8003a02:	bf48      	it	mi
 8003a04:	222b      	movmi	r2, #43	@ 0x2b
 8003a06:	7829      	ldrb	r1, [r5, #0]
 8003a08:	bf48      	it	mi
 8003a0a:	f88d 2063 	strbmi.w	r2, [sp, #99]	@ 0x63
 8003a0e:	292a      	cmp	r1, #42	@ 0x2a
 8003a10:	d164      	bne.n	8003adc <_vfiprintf_r+0x184>
 8003a12:	9a07      	ldr	r2, [sp, #28]
 8003a14:	6811      	ldr	r1, [r2, #0]
 8003a16:	3204      	adds	r2, #4
 8003a18:	2900      	cmp	r1, #0
 8003a1a:	9207      	str	r2, [sp, #28]
 8003a1c:	f2c0 8096 	blt.w	8003b4c <_vfiprintf_r+0x1f4>
 8003a20:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003a22:	7869      	ldrb	r1, [r5, #1]
 8003a24:	292e      	cmp	r1, #46	@ 0x2e
 8003a26:	d06f      	beq.n	8003b08 <_vfiprintf_r+0x1b0>
 8003a28:	4c5d      	ldr	r4, [pc, #372]	@ (8003ba0 <_vfiprintf_r+0x248>)
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	f7ff fa49 	bl	8002ec4 <memchr>
 8003a32:	b138      	cbz	r0, 8003a44 <_vfiprintf_r+0xec>
 8003a34:	2240      	movs	r2, #64	@ 0x40
 8003a36:	9b08      	ldr	r3, [sp, #32]
 8003a38:	1b00      	subs	r0, r0, r4
 8003a3a:	4082      	lsls	r2, r0
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f109 0901 	add.w	r9, r9, #1
 8003a42:	9308      	str	r3, [sp, #32]
 8003a44:	f819 1b01 	ldrb.w	r1, [r9], #1
 8003a48:	2206      	movs	r2, #6
 8003a4a:	4856      	ldr	r0, [pc, #344]	@ (8003ba4 <_vfiprintf_r+0x24c>)
 8003a4c:	f88d 1038 	strb.w	r1, [sp, #56]	@ 0x38
 8003a50:	f7ff fa38 	bl	8002ec4 <memchr>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	d07f      	beq.n	8003b58 <_vfiprintf_r+0x200>
 8003a58:	4b53      	ldr	r3, [pc, #332]	@ (8003ba8 <_vfiprintf_r+0x250>)
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d069      	beq.n	8003b32 <_vfiprintf_r+0x1da>
 8003a5e:	a907      	add	r1, sp, #28
 8003a60:	9100      	str	r1, [sp, #0]
 8003a62:	465a      	mov	r2, fp
 8003a64:	9804      	ldr	r0, [sp, #16]
 8003a66:	4b51      	ldr	r3, [pc, #324]	@ (8003bac <_vfiprintf_r+0x254>)
 8003a68:	a908      	add	r1, sp, #32
 8003a6a:	f7fc fceb 	bl	8000444 <_printf_float>
 8003a6e:	9003      	str	r0, [sp, #12]
 8003a70:	9b03      	ldr	r3, [sp, #12]
 8003a72:	3301      	adds	r3, #1
 8003a74:	d007      	beq.n	8003a86 <_vfiprintf_r+0x12e>
 8003a76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a78:	9a03      	ldr	r2, [sp, #12]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	930d      	str	r3, [sp, #52]	@ 0x34
 8003a7e:	f899 3000 	ldrb.w	r3, [r9]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d18b      	bne.n	800399e <_vfiprintf_r+0x46>
 8003a86:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003a8a:	065b      	lsls	r3, r3, #25
 8003a8c:	d40a      	bmi.n	8003aa4 <_vfiprintf_r+0x14c>
 8003a8e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003a90:	b021      	add	sp, #132	@ 0x84
 8003a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a96:	4659      	mov	r1, fp
 8003a98:	9804      	ldr	r0, [sp, #16]
 8003a9a:	f000 fb63 	bl	8004164 <__swsetup_r>
 8003a9e:	2800      	cmp	r0, #0
 8003aa0:	f43f af70 	beq.w	8003984 <_vfiprintf_r+0x2c>
 8003aa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003aa8:	e7f2      	b.n	8003a90 <_vfiprintf_r+0x138>
 8003aaa:	ebb5 0a09 	subs.w	sl, r5, r9
 8003aae:	d0ea      	beq.n	8003a86 <_vfiprintf_r+0x12e>
 8003ab0:	f109 38ff 	add.w	r8, r9, #4294967295	@ 0xffffffff
 8003ab4:	9505      	str	r5, [sp, #20]
 8003ab6:	4645      	mov	r5, r8
 8003ab8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8003abc:	e001      	b.n	8003ac2 <_vfiprintf_r+0x16a>
 8003abe:	45a2      	cmp	sl, r4
 8003ac0:	d93e      	bls.n	8003b40 <_vfiprintf_r+0x1e8>
 8003ac2:	462c      	mov	r4, r5
 8003ac4:	465a      	mov	r2, fp
 8003ac6:	4640      	mov	r0, r8
 8003ac8:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8003acc:	f7ff ff08 	bl	80038e0 <__sfputc_r>
 8003ad0:	3402      	adds	r4, #2
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	eba4 0409 	sub.w	r4, r4, r9
 8003ad8:	d1f1      	bne.n	8003abe <_vfiprintf_r+0x166>
 8003ada:	e7d4      	b.n	8003a86 <_vfiprintf_r+0x12e>
 8003adc:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8003ae0:	2a09      	cmp	r2, #9
 8003ae2:	bf88      	it	hi
 8003ae4:	46a9      	movhi	r9, r5
 8003ae6:	d89d      	bhi.n	8003a24 <_vfiprintf_r+0xcc>
 8003ae8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003aea:	e000      	b.n	8003aee <_vfiprintf_r+0x196>
 8003aec:	3401      	adds	r4, #1
 8003aee:	7821      	ldrb	r1, [r4, #0]
 8003af0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003af4:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003af8:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8003afc:	2a09      	cmp	r2, #9
 8003afe:	d9f5      	bls.n	8003aec <_vfiprintf_r+0x194>
 8003b00:	292e      	cmp	r1, #46	@ 0x2e
 8003b02:	46a1      	mov	r9, r4
 8003b04:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003b06:	d18f      	bne.n	8003a28 <_vfiprintf_r+0xd0>
 8003b08:	f899 1001 	ldrb.w	r1, [r9, #1]
 8003b0c:	292a      	cmp	r1, #42	@ 0x2a
 8003b0e:	d12d      	bne.n	8003b6c <_vfiprintf_r+0x214>
 8003b10:	9b07      	ldr	r3, [sp, #28]
 8003b12:	f109 0002 	add.w	r0, r9, #2
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	2a00      	cmp	r2, #0
 8003b1c:	9307      	str	r3, [sp, #28]
 8003b1e:	bfb8      	it	lt
 8003b20:	f04f 33ff 	movlt.w	r3, #4294967295	@ 0xffffffff
 8003b24:	f899 1002 	ldrb.w	r1, [r9, #2]
 8003b28:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b2a:	4681      	mov	r9, r0
 8003b2c:	bfb8      	it	lt
 8003b2e:	9309      	strlt	r3, [sp, #36]	@ 0x24
 8003b30:	e77a      	b.n	8003a28 <_vfiprintf_r+0xd0>
 8003b32:	9b07      	ldr	r3, [sp, #28]
 8003b34:	3307      	adds	r3, #7
 8003b36:	f023 0307 	bic.w	r3, r3, #7
 8003b3a:	3308      	adds	r3, #8
 8003b3c:	9307      	str	r3, [sp, #28]
 8003b3e:	e79a      	b.n	8003a76 <_vfiprintf_r+0x11e>
 8003b40:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003b42:	9d05      	ldr	r5, [sp, #20]
 8003b44:	4451      	add	r1, sl
 8003b46:	782b      	ldrb	r3, [r5, #0]
 8003b48:	910d      	str	r1, [sp, #52]	@ 0x34
 8003b4a:	e734      	b.n	80039b6 <_vfiprintf_r+0x5e>
 8003b4c:	4249      	negs	r1, r1
 8003b4e:	f043 0302 	orr.w	r3, r3, #2
 8003b52:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003b54:	9308      	str	r3, [sp, #32]
 8003b56:	e764      	b.n	8003a22 <_vfiprintf_r+0xca>
 8003b58:	a907      	add	r1, sp, #28
 8003b5a:	9100      	str	r1, [sp, #0]
 8003b5c:	465a      	mov	r2, fp
 8003b5e:	9804      	ldr	r0, [sp, #16]
 8003b60:	4b12      	ldr	r3, [pc, #72]	@ (8003bac <_vfiprintf_r+0x254>)
 8003b62:	a908      	add	r1, sp, #32
 8003b64:	f7fe f82a 	bl	8001bbc <_printf_i>
 8003b68:	9003      	str	r0, [sp, #12]
 8003b6a:	e781      	b.n	8003a70 <_vfiprintf_r+0x118>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8003b72:	2a09      	cmp	r2, #9
 8003b74:	f109 0901 	add.w	r9, r9, #1
 8003b78:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b7a:	f63f af55 	bhi.w	8003a28 <_vfiprintf_r+0xd0>
 8003b7e:	f819 1f01 	ldrb.w	r1, [r9, #1]!
 8003b82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003b86:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003b8a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8003b8e:	2a09      	cmp	r2, #9
 8003b90:	d9f5      	bls.n	8003b7e <_vfiprintf_r+0x226>
 8003b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b94:	e748      	b.n	8003a28 <_vfiprintf_r+0xd0>
 8003b96:	f7ff facb 	bl	8003130 <__sinit>
 8003b9a:	e6e9      	b.n	8003970 <_vfiprintf_r+0x18>
 8003b9c:	08007da0 	.word	0x08007da0
 8003ba0:	08007da8 	.word	0x08007da8
 8003ba4:	08007dac 	.word	0x08007dac
 8003ba8:	08000445 	.word	0x08000445
 8003bac:	08003909 	.word	0x08003909

08003bb0 <vfiprintf>:
 8003bb0:	468c      	mov	ip, r1
 8003bb2:	b500      	push	{lr}
 8003bb4:	4686      	mov	lr, r0
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	4a03      	ldr	r2, [pc, #12]	@ (8003bc8 <vfiprintf+0x18>)
 8003bba:	4671      	mov	r1, lr
 8003bbc:	6810      	ldr	r0, [r2, #0]
 8003bbe:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bc2:	4662      	mov	r2, ip
 8003bc4:	f7ff bec8 	b.w	8003958 <_vfiprintf_r>
 8003bc8:	20000000 	.word	0x20000000

08003bcc <memmove>:
 8003bcc:	4288      	cmp	r0, r1
 8003bce:	d90e      	bls.n	8003bee <memmove+0x22>
 8003bd0:	188b      	adds	r3, r1, r2
 8003bd2:	4283      	cmp	r3, r0
 8003bd4:	d90b      	bls.n	8003bee <memmove+0x22>
 8003bd6:	eb00 0c02 	add.w	ip, r0, r2
 8003bda:	2a00      	cmp	r2, #0
 8003bdc:	d06d      	beq.n	8003cba <memmove+0xee>
 8003bde:	4662      	mov	r2, ip
 8003be0:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 8003be4:	4299      	cmp	r1, r3
 8003be6:	f802 cd01 	strb.w	ip, [r2, #-1]!
 8003bea:	d1f9      	bne.n	8003be0 <memmove+0x14>
 8003bec:	4770      	bx	lr
 8003bee:	2a0f      	cmp	r2, #15
 8003bf0:	d80f      	bhi.n	8003c12 <memmove+0x46>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d05e      	beq.n	8003cba <memmove+0xee>
 8003bfc:	f10c 0c01 	add.w	ip, ip, #1
 8003c00:	3b01      	subs	r3, #1
 8003c02:	448c      	add	ip, r1
 8003c04:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c08:	4561      	cmp	r1, ip
 8003c0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003c0e:	d1f9      	bne.n	8003c04 <memmove+0x38>
 8003c10:	4770      	bx	lr
 8003c12:	ea40 0301 	orr.w	r3, r0, r1
 8003c16:	079b      	lsls	r3, r3, #30
 8003c18:	d150      	bne.n	8003cbc <memmove+0xf0>
 8003c1a:	f1a2 0310 	sub.w	r3, r2, #16
 8003c1e:	b570      	push	{r4, r5, r6, lr}
 8003c20:	f101 0c20 	add.w	ip, r1, #32
 8003c24:	f023 050f 	bic.w	r5, r3, #15
 8003c28:	f101 0e10 	add.w	lr, r1, #16
 8003c2c:	f100 0410 	add.w	r4, r0, #16
 8003c30:	44ac      	add	ip, r5
 8003c32:	091b      	lsrs	r3, r3, #4
 8003c34:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 8003c38:	f10e 0e10 	add.w	lr, lr, #16
 8003c3c:	f844 5c10 	str.w	r5, [r4, #-16]
 8003c40:	f85e 5c1c 	ldr.w	r5, [lr, #-28]
 8003c44:	3410      	adds	r4, #16
 8003c46:	f844 5c1c 	str.w	r5, [r4, #-28]
 8003c4a:	f85e 5c18 	ldr.w	r5, [lr, #-24]
 8003c4e:	f844 5c18 	str.w	r5, [r4, #-24]
 8003c52:	f85e 5c14 	ldr.w	r5, [lr, #-20]
 8003c56:	45e6      	cmp	lr, ip
 8003c58:	f844 5c14 	str.w	r5, [r4, #-20]
 8003c5c:	d1ea      	bne.n	8003c34 <memmove+0x68>
 8003c5e:	3301      	adds	r3, #1
 8003c60:	f012 0f0c 	tst.w	r2, #12
 8003c64:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8003c68:	f002 040f 	and.w	r4, r2, #15
 8003c6c:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 8003c70:	d028      	beq.n	8003cc4 <memmove+0xf8>
 8003c72:	468e      	mov	lr, r1
 8003c74:	3c04      	subs	r4, #4
 8003c76:	f024 0603 	bic.w	r6, r4, #3
 8003c7a:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 8003c7e:	441e      	add	r6, r3
 8003c80:	1f1c      	subs	r4, r3, #4
 8003c82:	f85e 5b04 	ldr.w	r5, [lr], #4
 8003c86:	f844 5f04 	str.w	r5, [r4, #4]!
 8003c8a:	42b4      	cmp	r4, r6
 8003c8c:	d1f9      	bne.n	8003c82 <memmove+0xb6>
 8003c8e:	f10c 0401 	add.w	r4, ip, #1
 8003c92:	f002 0203 	and.w	r2, r2, #3
 8003c96:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003c9a:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8003c9e:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 8003ca2:	b14a      	cbz	r2, 8003cb8 <memmove+0xec>
 8003ca4:	f10c 0c01 	add.w	ip, ip, #1
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	448c      	add	ip, r1
 8003cac:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cb0:	4561      	cmp	r1, ip
 8003cb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003cb6:	d1f9      	bne.n	8003cac <memmove+0xe0>
 8003cb8:	bd70      	pop	{r4, r5, r6, pc}
 8003cba:	4770      	bx	lr
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 8003cc2:	e79b      	b.n	8003bfc <memmove+0x30>
 8003cc4:	4622      	mov	r2, r4
 8003cc6:	e7ea      	b.n	8003c9e <memmove+0xd2>

08003cc8 <_sbrk_r>:
 8003cc8:	2200      	movs	r2, #0
 8003cca:	b538      	push	{r3, r4, r5, lr}
 8003ccc:	4d06      	ldr	r5, [pc, #24]	@ (8003ce8 <_sbrk_r+0x20>)
 8003cce:	4604      	mov	r4, r0
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	602a      	str	r2, [r5, #0]
 8003cd4:	f001 ff60 	bl	8005b98 <_sbrk>
 8003cd8:	1c43      	adds	r3, r0, #1
 8003cda:	d000      	beq.n	8003cde <_sbrk_r+0x16>
 8003cdc:	bd38      	pop	{r3, r4, r5, pc}
 8003cde:	682b      	ldr	r3, [r5, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0fb      	beq.n	8003cdc <_sbrk_r+0x14>
 8003ce4:	6023      	str	r3, [r4, #0]
 8003ce6:	bd38      	pop	{r3, r4, r5, pc}
 8003ce8:	20000334 	.word	0x20000334

08003cec <__sread>:
 8003cec:	b510      	push	{r4, lr}
 8003cee:	460c      	mov	r4, r1
 8003cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf4:	f000 f84c 	bl	8003d90 <_read_r>
 8003cf8:	2800      	cmp	r0, #0
 8003cfa:	db03      	blt.n	8003d04 <__sread+0x18>
 8003cfc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003cfe:	4403      	add	r3, r0
 8003d00:	6563      	str	r3, [r4, #84]	@ 0x54
 8003d02:	bd10      	pop	{r4, pc}
 8003d04:	89a3      	ldrh	r3, [r4, #12]
 8003d06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d0a:	81a3      	strh	r3, [r4, #12]
 8003d0c:	bd10      	pop	{r4, pc}
 8003d0e:	bf00      	nop

08003d10 <__seofread>:
 8003d10:	2000      	movs	r0, #0
 8003d12:	4770      	bx	lr

08003d14 <__swrite>:
 8003d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d18:	460c      	mov	r4, r1
 8003d1a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 8003d1e:	461f      	mov	r7, r3
 8003d20:	05cb      	lsls	r3, r1, #23
 8003d22:	4605      	mov	r5, r0
 8003d24:	4616      	mov	r6, r2
 8003d26:	d40b      	bmi.n	8003d40 <__swrite+0x2c>
 8003d28:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8003d2c:	81a1      	strh	r1, [r4, #12]
 8003d2e:	463b      	mov	r3, r7
 8003d30:	4632      	mov	r2, r6
 8003d32:	4628      	mov	r0, r5
 8003d34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d3c:	f000 b9d4 	b.w	80040e8 <_write_r>
 8003d40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d44:	2302      	movs	r3, #2
 8003d46:	2200      	movs	r2, #0
 8003d48:	f000 f9f6 	bl	8004138 <_lseek_r>
 8003d4c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8003d50:	e7ea      	b.n	8003d28 <__swrite+0x14>
 8003d52:	bf00      	nop

08003d54 <__sseek>:
 8003d54:	b510      	push	{r4, lr}
 8003d56:	460c      	mov	r4, r1
 8003d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d5c:	f000 f9ec 	bl	8004138 <_lseek_r>
 8003d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d64:	1c42      	adds	r2, r0, #1
 8003d66:	bf0e      	itee	eq
 8003d68:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d6c:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d72:	81a3      	strh	r3, [r4, #12]
 8003d74:	bd10      	pop	{r4, pc}
 8003d76:	bf00      	nop

08003d78 <__sclose>:
 8003d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d7c:	f000 b9ca 	b.w	8004114 <_close_r>

08003d80 <_malloc_usable_size_r>:
 8003d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d84:	1f18      	subs	r0, r3, #4
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	bfbc      	itt	lt
 8003d8a:	580b      	ldrlt	r3, [r1, r0]
 8003d8c:	18c0      	addlt	r0, r0, r3
 8003d8e:	4770      	bx	lr

08003d90 <_read_r>:
 8003d90:	b538      	push	{r3, r4, r5, lr}
 8003d92:	460c      	mov	r4, r1
 8003d94:	4611      	mov	r1, r2
 8003d96:	2200      	movs	r2, #0
 8003d98:	4684      	mov	ip, r0
 8003d9a:	4d07      	ldr	r5, [pc, #28]	@ (8003db8 <_read_r+0x28>)
 8003d9c:	4620      	mov	r0, r4
 8003d9e:	602a      	str	r2, [r5, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	4664      	mov	r4, ip
 8003da4:	f001 fe8e 	bl	8005ac4 <_read>
 8003da8:	1c43      	adds	r3, r0, #1
 8003daa:	d000      	beq.n	8003dae <_read_r+0x1e>
 8003dac:	bd38      	pop	{r3, r4, r5, pc}
 8003dae:	682b      	ldr	r3, [r5, #0]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0fb      	beq.n	8003dac <_read_r+0x1c>
 8003db4:	6023      	str	r3, [r4, #0]
 8003db6:	bd38      	pop	{r3, r4, r5, pc}
 8003db8:	20000334 	.word	0x20000334

08003dbc <__sfvwrite_r>:
 8003dbc:	6893      	ldr	r3, [r2, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 80f0 	beq.w	8003fa4 <__sfvwrite_r+0x1e8>
 8003dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dc8:	f9b1 c00c 	ldrsh.w	ip, [r1, #12]
 8003dcc:	4690      	mov	r8, r2
 8003dce:	f01c 0f08 	tst.w	ip, #8
 8003dd2:	4681      	mov	r9, r0
 8003dd4:	460c      	mov	r4, r1
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	d02b      	beq.n	8003e32 <__sfvwrite_r+0x76>
 8003dda:	690b      	ldr	r3, [r1, #16]
 8003ddc:	b34b      	cbz	r3, 8003e32 <__sfvwrite_r+0x76>
 8003dde:	f01c 0702 	ands.w	r7, ip, #2
 8003de2:	f8d8 6000 	ldr.w	r6, [r8]
 8003de6:	d032      	beq.n	8003e4e <__sfvwrite_r+0x92>
 8003de8:	f04f 0a00 	mov.w	sl, #0
 8003dec:	4655      	mov	r5, sl
 8003dee:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8003df2:	6a21      	ldr	r1, [r4, #32]
 8003df4:	4fab      	ldr	r7, [pc, #684]	@ (80040a4 <__sfvwrite_r+0x2e8>)
 8003df6:	b1c5      	cbz	r5, 8003e2a <__sfvwrite_r+0x6e>
 8003df8:	42bd      	cmp	r5, r7
 8003dfa:	462b      	mov	r3, r5
 8003dfc:	4652      	mov	r2, sl
 8003dfe:	bf28      	it	cs
 8003e00:	463b      	movcs	r3, r7
 8003e02:	4648      	mov	r0, r9
 8003e04:	47d8      	blx	fp
 8003e06:	2800      	cmp	r0, #0
 8003e08:	f340 80c2 	ble.w	8003f90 <__sfvwrite_r+0x1d4>
 8003e0c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003e10:	4482      	add	sl, r0
 8003e12:	1a1b      	subs	r3, r3, r0
 8003e14:	1a2d      	subs	r5, r5, r0
 8003e16:	f8c8 3008 	str.w	r3, [r8, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 80ae 	beq.w	8003f7c <__sfvwrite_r+0x1c0>
 8003e20:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8003e24:	6a21      	ldr	r1, [r4, #32]
 8003e26:	2d00      	cmp	r5, #0
 8003e28:	d1e6      	bne.n	8003df8 <__sfvwrite_r+0x3c>
 8003e2a:	e9d6 a500 	ldrd	sl, r5, [r6]
 8003e2e:	3608      	adds	r6, #8
 8003e30:	e7e1      	b.n	8003df6 <__sfvwrite_r+0x3a>
 8003e32:	4621      	mov	r1, r4
 8003e34:	4648      	mov	r0, r9
 8003e36:	f000 f995 	bl	8004164 <__swsetup_r>
 8003e3a:	2800      	cmp	r0, #0
 8003e3c:	f040 80ad 	bne.w	8003f9a <__sfvwrite_r+0x1de>
 8003e40:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
 8003e44:	f8d8 6000 	ldr.w	r6, [r8]
 8003e48:	f01c 0702 	ands.w	r7, ip, #2
 8003e4c:	d1cc      	bne.n	8003de8 <__sfvwrite_r+0x2c>
 8003e4e:	f01c 0a01 	ands.w	sl, ip, #1
 8003e52:	d163      	bne.n	8003f1c <__sfvwrite_r+0x160>
 8003e54:	4657      	mov	r7, sl
 8003e56:	6823      	ldr	r3, [r4, #0]
 8003e58:	68a1      	ldr	r1, [r4, #8]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	468b      	mov	fp, r1
 8003e5e:	2f00      	cmp	r7, #0
 8003e60:	d058      	beq.n	8003f14 <__sfvwrite_r+0x158>
 8003e62:	f41c 7f00 	tst.w	ip, #512	@ 0x200
 8003e66:	f000 80b1 	beq.w	8003fcc <__sfvwrite_r+0x210>
 8003e6a:	42b9      	cmp	r1, r7
 8003e6c:	460a      	mov	r2, r1
 8003e6e:	f200 80dd 	bhi.w	800402c <__sfvwrite_r+0x270>
 8003e72:	f41c 6f90 	tst.w	ip, #1152	@ 0x480
 8003e76:	d02f      	beq.n	8003ed8 <__sfvwrite_r+0x11c>
 8003e78:	6921      	ldr	r1, [r4, #16]
 8003e7a:	6962      	ldr	r2, [r4, #20]
 8003e7c:	1a5d      	subs	r5, r3, r1
 8003e7e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003e82:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8003e86:	1c6b      	adds	r3, r5, #1
 8003e88:	1052      	asrs	r2, r2, #1
 8003e8a:	443b      	add	r3, r7
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	bf92      	itee	ls
 8003e90:	4693      	movls	fp, r2
 8003e92:	469b      	movhi	fp, r3
 8003e94:	461a      	movhi	r2, r3
 8003e96:	f41c 6f80 	tst.w	ip, #1024	@ 0x400
 8003e9a:	f000 80e6 	beq.w	800406a <__sfvwrite_r+0x2ae>
 8003e9e:	4611      	mov	r1, r2
 8003ea0:	4648      	mov	r0, r9
 8003ea2:	f7ff fa7b 	bl	800339c <_malloc_r>
 8003ea6:	2800      	cmp	r0, #0
 8003ea8:	f000 80f5 	beq.w	8004096 <__sfvwrite_r+0x2da>
 8003eac:	462a      	mov	r2, r5
 8003eae:	6921      	ldr	r1, [r4, #16]
 8003eb0:	9001      	str	r0, [sp, #4]
 8003eb2:	f7fd fd61 	bl	8001978 <memcpy>
 8003eb6:	89a2      	ldrh	r2, [r4, #12]
 8003eb8:	9b01      	ldr	r3, [sp, #4]
 8003eba:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8003ebe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ec2:	81a2      	strh	r2, [r4, #12]
 8003ec4:	1958      	adds	r0, r3, r5
 8003ec6:	f8c4 b014 	str.w	fp, [r4, #20]
 8003eca:	ebab 0505 	sub.w	r5, fp, r5
 8003ece:	463a      	mov	r2, r7
 8003ed0:	46bb      	mov	fp, r7
 8003ed2:	6123      	str	r3, [r4, #16]
 8003ed4:	60a5      	str	r5, [r4, #8]
 8003ed6:	6020      	str	r0, [r4, #0]
 8003ed8:	463d      	mov	r5, r7
 8003eda:	2700      	movs	r7, #0
 8003edc:	4651      	mov	r1, sl
 8003ede:	9201      	str	r2, [sp, #4]
 8003ee0:	f7ff fe74 	bl	8003bcc <memmove>
 8003ee4:	68a1      	ldr	r1, [r4, #8]
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	9a01      	ldr	r2, [sp, #4]
 8003eea:	eba1 010b 	sub.w	r1, r1, fp
 8003eee:	441a      	add	r2, r3
 8003ef0:	60a1      	str	r1, [r4, #8]
 8003ef2:	6022      	str	r2, [r4, #0]
 8003ef4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003ef8:	44aa      	add	sl, r5
 8003efa:	1b5b      	subs	r3, r3, r5
 8003efc:	f8c8 3008 	str.w	r3, [r8, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d03b      	beq.n	8003f7c <__sfvwrite_r+0x1c0>
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	68a1      	ldr	r1, [r4, #8]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	468b      	mov	fp, r1
 8003f0c:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
 8003f10:	2f00      	cmp	r7, #0
 8003f12:	d1a6      	bne.n	8003e62 <__sfvwrite_r+0xa6>
 8003f14:	e9d6 a700 	ldrd	sl, r7, [r6]
 8003f18:	3608      	adds	r6, #8
 8003f1a:	e79e      	b.n	8003e5a <__sfvwrite_r+0x9e>
 8003f1c:	4638      	mov	r0, r7
 8003f1e:	46bb      	mov	fp, r7
 8003f20:	463d      	mov	r5, r7
 8003f22:	2d00      	cmp	r5, #0
 8003f24:	d040      	beq.n	8003fa8 <__sfvwrite_r+0x1ec>
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d045      	beq.n	8003fb6 <__sfvwrite_r+0x1fa>
 8003f2a:	463a      	mov	r2, r7
 8003f2c:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 8003f30:	6820      	ldr	r0, [r4, #0]
 8003f32:	42aa      	cmp	r2, r5
 8003f34:	bf28      	it	cs
 8003f36:	462a      	movcs	r2, r5
 8003f38:	4560      	cmp	r0, ip
 8003f3a:	68a1      	ldr	r1, [r4, #8]
 8003f3c:	d904      	bls.n	8003f48 <__sfvwrite_r+0x18c>
 8003f3e:	eb01 0a03 	add.w	sl, r1, r3
 8003f42:	4552      	cmp	r2, sl
 8003f44:	f300 8082 	bgt.w	800404c <__sfvwrite_r+0x290>
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	dc72      	bgt.n	8004032 <__sfvwrite_r+0x276>
 8003f4c:	465a      	mov	r2, fp
 8003f4e:	4648      	mov	r0, r9
 8003f50:	6a21      	ldr	r1, [r4, #32]
 8003f52:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003f56:	47e0      	blx	ip
 8003f58:	f1b0 0a00 	subs.w	sl, r0, #0
 8003f5c:	dd18      	ble.n	8003f90 <__sfvwrite_r+0x1d4>
 8003f5e:	ebb7 070a 	subs.w	r7, r7, sl
 8003f62:	d00f      	beq.n	8003f84 <__sfvwrite_r+0x1c8>
 8003f64:	2001      	movs	r0, #1
 8003f66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003f6a:	44d3      	add	fp, sl
 8003f6c:	eba3 030a 	sub.w	r3, r3, sl
 8003f70:	eba5 050a 	sub.w	r5, r5, sl
 8003f74:	f8c8 3008 	str.w	r3, [r8, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1d2      	bne.n	8003f22 <__sfvwrite_r+0x166>
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	b003      	add	sp, #12
 8003f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f84:	4621      	mov	r1, r4
 8003f86:	4648      	mov	r0, r9
 8003f88:	f7ff f98c 	bl	80032a4 <_fflush_r>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d0ea      	beq.n	8003f66 <__sfvwrite_r+0x1aa>
 8003f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f98:	81a3      	strh	r3, [r4, #12]
 8003f9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f9e:	b003      	add	sp, #12
 8003fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	4770      	bx	lr
 8003fa8:	6875      	ldr	r5, [r6, #4]
 8003faa:	4633      	mov	r3, r6
 8003fac:	3608      	adds	r6, #8
 8003fae:	2d00      	cmp	r5, #0
 8003fb0:	d0fa      	beq.n	8003fa8 <__sfvwrite_r+0x1ec>
 8003fb2:	f8d3 b000 	ldr.w	fp, [r3]
 8003fb6:	462a      	mov	r2, r5
 8003fb8:	210a      	movs	r1, #10
 8003fba:	4658      	mov	r0, fp
 8003fbc:	f7fe ff82 	bl	8002ec4 <memchr>
 8003fc0:	2800      	cmp	r0, #0
 8003fc2:	d065      	beq.n	8004090 <__sfvwrite_r+0x2d4>
 8003fc4:	3001      	adds	r0, #1
 8003fc6:	eba0 070b 	sub.w	r7, r0, fp
 8003fca:	e7ae      	b.n	8003f2a <__sfvwrite_r+0x16e>
 8003fcc:	6922      	ldr	r2, [r4, #16]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d314      	bcc.n	8003ffc <__sfvwrite_r+0x240>
 8003fd2:	6965      	ldr	r5, [r4, #20]
 8003fd4:	42bd      	cmp	r5, r7
 8003fd6:	d811      	bhi.n	8003ffc <__sfvwrite_r+0x240>
 8003fd8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8003fdc:	42bb      	cmp	r3, r7
 8003fde:	bf28      	it	cs
 8003fe0:	463b      	movcs	r3, r7
 8003fe2:	fb93 f3f5 	sdiv	r3, r3, r5
 8003fe6:	4652      	mov	r2, sl
 8003fe8:	fb05 f303 	mul.w	r3, r5, r3
 8003fec:	4648      	mov	r0, r9
 8003fee:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8003ff0:	6a21      	ldr	r1, [r4, #32]
 8003ff2:	47a8      	blx	r5
 8003ff4:	1e05      	subs	r5, r0, #0
 8003ff6:	ddcb      	ble.n	8003f90 <__sfvwrite_r+0x1d4>
 8003ff8:	1b7f      	subs	r7, r7, r5
 8003ffa:	e77b      	b.n	8003ef4 <__sfvwrite_r+0x138>
 8003ffc:	42b9      	cmp	r1, r7
 8003ffe:	bf28      	it	cs
 8004000:	4639      	movcs	r1, r7
 8004002:	460d      	mov	r5, r1
 8004004:	4618      	mov	r0, r3
 8004006:	4651      	mov	r1, sl
 8004008:	462a      	mov	r2, r5
 800400a:	f7ff fddf 	bl	8003bcc <memmove>
 800400e:	68a1      	ldr	r1, [r4, #8]
 8004010:	6823      	ldr	r3, [r4, #0]
 8004012:	1b49      	subs	r1, r1, r5
 8004014:	442b      	add	r3, r5
 8004016:	60a1      	str	r1, [r4, #8]
 8004018:	6023      	str	r3, [r4, #0]
 800401a:	2900      	cmp	r1, #0
 800401c:	d1ec      	bne.n	8003ff8 <__sfvwrite_r+0x23c>
 800401e:	4621      	mov	r1, r4
 8004020:	4648      	mov	r0, r9
 8004022:	f7ff f93f 	bl	80032a4 <_fflush_r>
 8004026:	2800      	cmp	r0, #0
 8004028:	d0e6      	beq.n	8003ff8 <__sfvwrite_r+0x23c>
 800402a:	e7b1      	b.n	8003f90 <__sfvwrite_r+0x1d4>
 800402c:	46bb      	mov	fp, r7
 800402e:	463a      	mov	r2, r7
 8004030:	e752      	b.n	8003ed8 <__sfvwrite_r+0x11c>
 8004032:	4659      	mov	r1, fp
 8004034:	9201      	str	r2, [sp, #4]
 8004036:	f7ff fdc9 	bl	8003bcc <memmove>
 800403a:	9a01      	ldr	r2, [sp, #4]
 800403c:	68a3      	ldr	r3, [r4, #8]
 800403e:	4692      	mov	sl, r2
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	60a3      	str	r3, [r4, #8]
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	4413      	add	r3, r2
 8004048:	6023      	str	r3, [r4, #0]
 800404a:	e788      	b.n	8003f5e <__sfvwrite_r+0x1a2>
 800404c:	4659      	mov	r1, fp
 800404e:	4652      	mov	r2, sl
 8004050:	f7ff fdbc 	bl	8003bcc <memmove>
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	4621      	mov	r1, r4
 8004058:	4453      	add	r3, sl
 800405a:	4648      	mov	r0, r9
 800405c:	6023      	str	r3, [r4, #0]
 800405e:	f7ff f921 	bl	80032a4 <_fflush_r>
 8004062:	2800      	cmp	r0, #0
 8004064:	f43f af7b 	beq.w	8003f5e <__sfvwrite_r+0x1a2>
 8004068:	e792      	b.n	8003f90 <__sfvwrite_r+0x1d4>
 800406a:	4648      	mov	r0, r9
 800406c:	f7ff fad0 	bl	8003610 <_realloc_r>
 8004070:	4603      	mov	r3, r0
 8004072:	2800      	cmp	r0, #0
 8004074:	f47f af26 	bne.w	8003ec4 <__sfvwrite_r+0x108>
 8004078:	4648      	mov	r0, r9
 800407a:	6921      	ldr	r1, [r4, #16]
 800407c:	f7ff fa0e 	bl	800349c <_free_r>
 8004080:	220c      	movs	r2, #12
 8004082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004086:	f8c9 2000 	str.w	r2, [r9]
 800408a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800408e:	e781      	b.n	8003f94 <__sfvwrite_r+0x1d8>
 8004090:	1c6a      	adds	r2, r5, #1
 8004092:	4617      	mov	r7, r2
 8004094:	e74a      	b.n	8003f2c <__sfvwrite_r+0x170>
 8004096:	220c      	movs	r2, #12
 8004098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800409c:	f8c9 2000 	str.w	r2, [r9]
 80040a0:	e778      	b.n	8003f94 <__sfvwrite_r+0x1d8>
 80040a2:	bf00      	nop
 80040a4:	7ffffc00 	.word	0x7ffffc00

080040a8 <_mbtowc_r>:
 80040a8:	b410      	push	{r4}
 80040aa:	4c03      	ldr	r4, [pc, #12]	@ (80040b8 <_mbtowc_r+0x10>)
 80040ac:	f8d4 40e4 	ldr.w	r4, [r4, #228]	@ 0xe4
 80040b0:	46a4      	mov	ip, r4
 80040b2:	bc10      	pop	{r4}
 80040b4:	4760      	bx	ip
 80040b6:	bf00      	nop
 80040b8:	2000005c 	.word	0x2000005c

080040bc <__ascii_mbtowc>:
 80040bc:	b082      	sub	sp, #8
 80040be:	b149      	cbz	r1, 80040d4 <__ascii_mbtowc+0x18>
 80040c0:	b15a      	cbz	r2, 80040da <__ascii_mbtowc+0x1e>
 80040c2:	b16b      	cbz	r3, 80040e0 <__ascii_mbtowc+0x24>
 80040c4:	7813      	ldrb	r3, [r2, #0]
 80040c6:	600b      	str	r3, [r1, #0]
 80040c8:	7812      	ldrb	r2, [r2, #0]
 80040ca:	1e10      	subs	r0, r2, #0
 80040cc:	bf18      	it	ne
 80040ce:	2001      	movne	r0, #1
 80040d0:	b002      	add	sp, #8
 80040d2:	4770      	bx	lr
 80040d4:	a901      	add	r1, sp, #4
 80040d6:	2a00      	cmp	r2, #0
 80040d8:	d1f3      	bne.n	80040c2 <__ascii_mbtowc+0x6>
 80040da:	4610      	mov	r0, r2
 80040dc:	b002      	add	sp, #8
 80040de:	4770      	bx	lr
 80040e0:	f06f 0001 	mvn.w	r0, #1
 80040e4:	e7f4      	b.n	80040d0 <__ascii_mbtowc+0x14>
 80040e6:	bf00      	nop

080040e8 <_write_r>:
 80040e8:	b538      	push	{r3, r4, r5, lr}
 80040ea:	460c      	mov	r4, r1
 80040ec:	4611      	mov	r1, r2
 80040ee:	2200      	movs	r2, #0
 80040f0:	4684      	mov	ip, r0
 80040f2:	4d07      	ldr	r5, [pc, #28]	@ (8004110 <_write_r+0x28>)
 80040f4:	4620      	mov	r0, r4
 80040f6:	602a      	str	r2, [r5, #0]
 80040f8:	461a      	mov	r2, r3
 80040fa:	4664      	mov	r4, ip
 80040fc:	f001 fcff 	bl	8005afe <_write>
 8004100:	1c43      	adds	r3, r0, #1
 8004102:	d000      	beq.n	8004106 <_write_r+0x1e>
 8004104:	bd38      	pop	{r3, r4, r5, pc}
 8004106:	682b      	ldr	r3, [r5, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0fb      	beq.n	8004104 <_write_r+0x1c>
 800410c:	6023      	str	r3, [r4, #0]
 800410e:	bd38      	pop	{r3, r4, r5, pc}
 8004110:	20000334 	.word	0x20000334

08004114 <_close_r>:
 8004114:	2200      	movs	r2, #0
 8004116:	b538      	push	{r3, r4, r5, lr}
 8004118:	4d06      	ldr	r5, [pc, #24]	@ (8004134 <_close_r+0x20>)
 800411a:	4604      	mov	r4, r0
 800411c:	4608      	mov	r0, r1
 800411e:	602a      	str	r2, [r5, #0]
 8004120:	f001 fd09 	bl	8005b36 <_close>
 8004124:	1c43      	adds	r3, r0, #1
 8004126:	d000      	beq.n	800412a <_close_r+0x16>
 8004128:	bd38      	pop	{r3, r4, r5, pc}
 800412a:	682b      	ldr	r3, [r5, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0fb      	beq.n	8004128 <_close_r+0x14>
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	bd38      	pop	{r3, r4, r5, pc}
 8004134:	20000334 	.word	0x20000334

08004138 <_lseek_r>:
 8004138:	b538      	push	{r3, r4, r5, lr}
 800413a:	460c      	mov	r4, r1
 800413c:	4611      	mov	r1, r2
 800413e:	2200      	movs	r2, #0
 8004140:	4684      	mov	ip, r0
 8004142:	4d07      	ldr	r5, [pc, #28]	@ (8004160 <_lseek_r+0x28>)
 8004144:	4620      	mov	r0, r4
 8004146:	602a      	str	r2, [r5, #0]
 8004148:	461a      	mov	r2, r3
 800414a:	4664      	mov	r4, ip
 800414c:	f001 fd17 	bl	8005b7e <_lseek>
 8004150:	1c43      	adds	r3, r0, #1
 8004152:	d000      	beq.n	8004156 <_lseek_r+0x1e>
 8004154:	bd38      	pop	{r3, r4, r5, pc}
 8004156:	682b      	ldr	r3, [r5, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0fb      	beq.n	8004154 <_lseek_r+0x1c>
 800415c:	6023      	str	r3, [r4, #0]
 800415e:	bd38      	pop	{r3, r4, r5, pc}
 8004160:	20000334 	.word	0x20000334

08004164 <__swsetup_r>:
 8004164:	b538      	push	{r3, r4, r5, lr}
 8004166:	4b2f      	ldr	r3, [pc, #188]	@ (8004224 <__swsetup_r+0xc0>)
 8004168:	4605      	mov	r5, r0
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	460c      	mov	r4, r1
 800416e:	b113      	cbz	r3, 8004176 <__swsetup_r+0x12>
 8004170:	6a1a      	ldr	r2, [r3, #32]
 8004172:	2a00      	cmp	r2, #0
 8004174:	d04b      	beq.n	800420e <__swsetup_r+0xaa>
 8004176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800417a:	0718      	lsls	r0, r3, #28
 800417c:	d51c      	bpl.n	80041b8 <__swsetup_r+0x54>
 800417e:	6922      	ldr	r2, [r4, #16]
 8004180:	b322      	cbz	r2, 80041cc <__swsetup_r+0x68>
 8004182:	f013 0101 	ands.w	r1, r3, #1
 8004186:	d007      	beq.n	8004198 <__swsetup_r+0x34>
 8004188:	2000      	movs	r0, #0
 800418a:	6961      	ldr	r1, [r4, #20]
 800418c:	60a0      	str	r0, [r4, #8]
 800418e:	4249      	negs	r1, r1
 8004190:	61a1      	str	r1, [r4, #24]
 8004192:	b13a      	cbz	r2, 80041a4 <__swsetup_r+0x40>
 8004194:	2000      	movs	r0, #0
 8004196:	bd38      	pop	{r3, r4, r5, pc}
 8004198:	0798      	lsls	r0, r3, #30
 800419a:	bf58      	it	pl
 800419c:	6961      	ldrpl	r1, [r4, #20]
 800419e:	60a1      	str	r1, [r4, #8]
 80041a0:	2a00      	cmp	r2, #0
 80041a2:	d1f7      	bne.n	8004194 <__swsetup_r+0x30>
 80041a4:	0619      	lsls	r1, r3, #24
 80041a6:	bf58      	it	pl
 80041a8:	4610      	movpl	r0, r2
 80041aa:	d5f4      	bpl.n	8004196 <__swsetup_r+0x32>
 80041ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041b0:	81a3      	strh	r3, [r4, #12]
 80041b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041b6:	bd38      	pop	{r3, r4, r5, pc}
 80041b8:	06d9      	lsls	r1, r3, #27
 80041ba:	d52c      	bpl.n	8004216 <__swsetup_r+0xb2>
 80041bc:	075a      	lsls	r2, r3, #29
 80041be:	d412      	bmi.n	80041e6 <__swsetup_r+0x82>
 80041c0:	6922      	ldr	r2, [r4, #16]
 80041c2:	f043 0308 	orr.w	r3, r3, #8
 80041c6:	81a3      	strh	r3, [r4, #12]
 80041c8:	2a00      	cmp	r2, #0
 80041ca:	d1da      	bne.n	8004182 <__swsetup_r+0x1e>
 80041cc:	f403 7120 	and.w	r1, r3, #640	@ 0x280
 80041d0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80041d4:	d0d5      	beq.n	8004182 <__swsetup_r+0x1e>
 80041d6:	4621      	mov	r1, r4
 80041d8:	4628      	mov	r0, r5
 80041da:	f000 f873 	bl	80042c4 <__smakebuf_r>
 80041de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041e2:	6922      	ldr	r2, [r4, #16]
 80041e4:	e7cd      	b.n	8004182 <__swsetup_r+0x1e>
 80041e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041e8:	b151      	cbz	r1, 8004200 <__swsetup_r+0x9c>
 80041ea:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 80041ee:	4291      	cmp	r1, r2
 80041f0:	d004      	beq.n	80041fc <__swsetup_r+0x98>
 80041f2:	4628      	mov	r0, r5
 80041f4:	f7ff f952 	bl	800349c <_free_r>
 80041f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	6362      	str	r2, [r4, #52]	@ 0x34
 8004200:	2100      	movs	r1, #0
 8004202:	6922      	ldr	r2, [r4, #16]
 8004204:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004208:	e9c4 2100 	strd	r2, r1, [r4]
 800420c:	e7d9      	b.n	80041c2 <__swsetup_r+0x5e>
 800420e:	4618      	mov	r0, r3
 8004210:	f7fe ff8e 	bl	8003130 <__sinit>
 8004214:	e7af      	b.n	8004176 <__swsetup_r+0x12>
 8004216:	2209      	movs	r2, #9
 8004218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800421c:	602a      	str	r2, [r5, #0]
 800421e:	81a3      	strh	r3, [r4, #12]
 8004220:	e7c7      	b.n	80041b2 <__swsetup_r+0x4e>
 8004222:	bf00      	nop
 8004224:	20000000 	.word	0x20000000

08004228 <__swbuf_r>:
 8004228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422a:	4606      	mov	r6, r0
 800422c:	460d      	mov	r5, r1
 800422e:	4614      	mov	r4, r2
 8004230:	b110      	cbz	r0, 8004238 <__swbuf_r+0x10>
 8004232:	6a03      	ldr	r3, [r0, #32]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d037      	beq.n	80042a8 <__swbuf_r+0x80>
 8004238:	69a2      	ldr	r2, [r4, #24]
 800423a:	89a3      	ldrh	r3, [r4, #12]
 800423c:	60a2      	str	r2, [r4, #8]
 800423e:	071a      	lsls	r2, r3, #28
 8004240:	d519      	bpl.n	8004276 <__swbuf_r+0x4e>
 8004242:	6923      	ldr	r3, [r4, #16]
 8004244:	b1bb      	cbz	r3, 8004276 <__swbuf_r+0x4e>
 8004246:	6822      	ldr	r2, [r4, #0]
 8004248:	6961      	ldr	r1, [r4, #20]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	b2ed      	uxtb	r5, r5
 800424e:	4299      	cmp	r1, r3
 8004250:	462f      	mov	r7, r5
 8004252:	dd20      	ble.n	8004296 <__swbuf_r+0x6e>
 8004254:	3301      	adds	r3, #1
 8004256:	68a1      	ldr	r1, [r4, #8]
 8004258:	3901      	subs	r1, #1
 800425a:	60a1      	str	r1, [r4, #8]
 800425c:	1c51      	adds	r1, r2, #1
 800425e:	6021      	str	r1, [r4, #0]
 8004260:	7015      	strb	r5, [r2, #0]
 8004262:	6962      	ldr	r2, [r4, #20]
 8004264:	429a      	cmp	r2, r3
 8004266:	d00d      	beq.n	8004284 <__swbuf_r+0x5c>
 8004268:	89a3      	ldrh	r3, [r4, #12]
 800426a:	07db      	lsls	r3, r3, #31
 800426c:	d501      	bpl.n	8004272 <__swbuf_r+0x4a>
 800426e:	2d0a      	cmp	r5, #10
 8004270:	d008      	beq.n	8004284 <__swbuf_r+0x5c>
 8004272:	4638      	mov	r0, r7
 8004274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004276:	4621      	mov	r1, r4
 8004278:	4630      	mov	r0, r6
 800427a:	f7ff ff73 	bl	8004164 <__swsetup_r>
 800427e:	b938      	cbnz	r0, 8004290 <__swbuf_r+0x68>
 8004280:	6923      	ldr	r3, [r4, #16]
 8004282:	e7e0      	b.n	8004246 <__swbuf_r+0x1e>
 8004284:	4621      	mov	r1, r4
 8004286:	4630      	mov	r0, r6
 8004288:	f7ff f80c 	bl	80032a4 <_fflush_r>
 800428c:	2800      	cmp	r0, #0
 800428e:	d0f0      	beq.n	8004272 <__swbuf_r+0x4a>
 8004290:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004294:	e7ed      	b.n	8004272 <__swbuf_r+0x4a>
 8004296:	4621      	mov	r1, r4
 8004298:	4630      	mov	r0, r6
 800429a:	f7ff f803 	bl	80032a4 <_fflush_r>
 800429e:	2800      	cmp	r0, #0
 80042a0:	d1f6      	bne.n	8004290 <__swbuf_r+0x68>
 80042a2:	2301      	movs	r3, #1
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	e7d6      	b.n	8004256 <__swbuf_r+0x2e>
 80042a8:	f7fe ff42 	bl	8003130 <__sinit>
 80042ac:	e7c4      	b.n	8004238 <__swbuf_r+0x10>
 80042ae:	bf00      	nop

080042b0 <__swbuf>:
 80042b0:	4603      	mov	r3, r0
 80042b2:	460a      	mov	r2, r1
 80042b4:	4902      	ldr	r1, [pc, #8]	@ (80042c0 <__swbuf+0x10>)
 80042b6:	6808      	ldr	r0, [r1, #0]
 80042b8:	4619      	mov	r1, r3
 80042ba:	f7ff bfb5 	b.w	8004228 <__swbuf_r>
 80042be:	bf00      	nop
 80042c0:	20000000 	.word	0x20000000

080042c4 <__smakebuf_r>:
 80042c4:	b570      	push	{r4, r5, r6, lr}
 80042c6:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80042ca:	460c      	mov	r4, r1
 80042cc:	0799      	lsls	r1, r3, #30
 80042ce:	b096      	sub	sp, #88	@ 0x58
 80042d0:	d507      	bpl.n	80042e2 <__smakebuf_r+0x1e>
 80042d2:	2201      	movs	r2, #1
 80042d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80042d8:	e9c4 3204 	strd	r3, r2, [r4, #16]
 80042dc:	6023      	str	r3, [r4, #0]
 80042de:	b016      	add	sp, #88	@ 0x58
 80042e0:	bd70      	pop	{r4, r5, r6, pc}
 80042e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042e6:	4605      	mov	r5, r0
 80042e8:	2900      	cmp	r1, #0
 80042ea:	db29      	blt.n	8004340 <__smakebuf_r+0x7c>
 80042ec:	466a      	mov	r2, sp
 80042ee:	f000 f887 	bl	8004400 <_fstat_r>
 80042f2:	2800      	cmp	r0, #0
 80042f4:	db22      	blt.n	800433c <__smakebuf_r+0x78>
 80042f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80042fa:	4628      	mov	r0, r5
 80042fc:	9e01      	ldr	r6, [sp, #4]
 80042fe:	f7ff f84d 	bl	800339c <_malloc_r>
 8004302:	b388      	cbz	r0, 8004368 <__smakebuf_r+0xa4>
 8004304:	89a3      	ldrh	r3, [r4, #12]
 8004306:	f406 4670 	and.w	r6, r6, #61440	@ 0xf000
 800430a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800430e:	81a3      	strh	r3, [r4, #12]
 8004310:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004314:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 8004318:	e9c4 0304 	strd	r0, r3, [r4, #16]
 800431c:	6020      	str	r0, [r4, #0]
 800431e:	d1de      	bne.n	80042de <__smakebuf_r+0x1a>
 8004320:	4628      	mov	r0, r5
 8004322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004326:	f000 f87f 	bl	8004428 <_isatty_r>
 800432a:	2800      	cmp	r0, #0
 800432c:	d0d7      	beq.n	80042de <__smakebuf_r+0x1a>
 800432e:	89a3      	ldrh	r3, [r4, #12]
 8004330:	f023 0303 	bic.w	r3, r3, #3
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	81a3      	strh	r3, [r4, #12]
 800433a:	e7d0      	b.n	80042de <__smakebuf_r+0x1a>
 800433c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004344:	bf14      	ite	ne
 8004346:	2640      	movne	r6, #64	@ 0x40
 8004348:	f44f 6680 	moveq.w	r6, #1024	@ 0x400
 800434c:	4628      	mov	r0, r5
 800434e:	4631      	mov	r1, r6
 8004350:	f7ff f824 	bl	800339c <_malloc_r>
 8004354:	b140      	cbz	r0, 8004368 <__smakebuf_r+0xa4>
 8004356:	89a3      	ldrh	r3, [r4, #12]
 8004358:	e9c4 0604 	strd	r0, r6, [r4, #16]
 800435c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004360:	6020      	str	r0, [r4, #0]
 8004362:	81a3      	strh	r3, [r4, #12]
 8004364:	b016      	add	sp, #88	@ 0x58
 8004366:	bd70      	pop	{r4, r5, r6, pc}
 8004368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800436c:	059a      	lsls	r2, r3, #22
 800436e:	d4b6      	bmi.n	80042de <__smakebuf_r+0x1a>
 8004370:	2101      	movs	r1, #1
 8004372:	f023 0303 	bic.w	r3, r3, #3
 8004376:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800437a:	f043 0302 	orr.w	r3, r3, #2
 800437e:	e9c4 2104 	strd	r2, r1, [r4, #16]
 8004382:	81a3      	strh	r3, [r4, #12]
 8004384:	6022      	str	r2, [r4, #0]
 8004386:	e7aa      	b.n	80042de <__smakebuf_r+0x1a>

08004388 <__swhatbuf_r>:
 8004388:	b570      	push	{r4, r5, r6, lr}
 800438a:	460c      	mov	r4, r1
 800438c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004390:	4615      	mov	r5, r2
 8004392:	2900      	cmp	r1, #0
 8004394:	461e      	mov	r6, r3
 8004396:	b096      	sub	sp, #88	@ 0x58
 8004398:	db0f      	blt.n	80043ba <__swhatbuf_r+0x32>
 800439a:	466a      	mov	r2, sp
 800439c:	f000 f830 	bl	8004400 <_fstat_r>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	db0a      	blt.n	80043ba <__swhatbuf_r+0x32>
 80043a4:	9b01      	ldr	r3, [sp, #4]
 80043a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043aa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80043ae:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 80043b2:	fab3 f383 	clz	r3, r3
 80043b6:	095b      	lsrs	r3, r3, #5
 80043b8:	e007      	b.n	80043ca <__swhatbuf_r+0x42>
 80043ba:	89a2      	ldrh	r2, [r4, #12]
 80043bc:	2300      	movs	r3, #0
 80043be:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80043c2:	bf14      	ite	ne
 80043c4:	2240      	movne	r2, #64	@ 0x40
 80043c6:	f44f 6280 	moveq.w	r2, #1024	@ 0x400
 80043ca:	2000      	movs	r0, #0
 80043cc:	6033      	str	r3, [r6, #0]
 80043ce:	602a      	str	r2, [r5, #0]
 80043d0:	b016      	add	sp, #88	@ 0x58
 80043d2:	bd70      	pop	{r4, r5, r6, pc}

080043d4 <_kill_r>:
 80043d4:	b570      	push	{r4, r5, r6, lr}
 80043d6:	2600      	movs	r6, #0
 80043d8:	4d07      	ldr	r5, [pc, #28]	@ (80043f8 <_kill_r+0x24>)
 80043da:	4604      	mov	r4, r0
 80043dc:	4608      	mov	r0, r1
 80043de:	4611      	mov	r1, r2
 80043e0:	602e      	str	r6, [r5, #0]
 80043e2:	f001 fb54 	bl	8005a8e <_kill>
 80043e6:	1c43      	adds	r3, r0, #1
 80043e8:	d000      	beq.n	80043ec <_kill_r+0x18>
 80043ea:	bd70      	pop	{r4, r5, r6, pc}
 80043ec:	682b      	ldr	r3, [r5, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d0fb      	beq.n	80043ea <_kill_r+0x16>
 80043f2:	6023      	str	r3, [r4, #0]
 80043f4:	bd70      	pop	{r4, r5, r6, pc}
 80043f6:	bf00      	nop
 80043f8:	20000334 	.word	0x20000334

080043fc <_getpid_r>:
 80043fc:	f001 bb40 	b.w	8005a80 <_getpid>

08004400 <_fstat_r>:
 8004400:	b570      	push	{r4, r5, r6, lr}
 8004402:	2600      	movs	r6, #0
 8004404:	4d07      	ldr	r5, [pc, #28]	@ (8004424 <_fstat_r+0x24>)
 8004406:	4604      	mov	r4, r0
 8004408:	4608      	mov	r0, r1
 800440a:	4611      	mov	r1, r2
 800440c:	602e      	str	r6, [r5, #0]
 800440e:	f001 fb9d 	bl	8005b4c <_fstat>
 8004412:	1c43      	adds	r3, r0, #1
 8004414:	d000      	beq.n	8004418 <_fstat_r+0x18>
 8004416:	bd70      	pop	{r4, r5, r6, pc}
 8004418:	682b      	ldr	r3, [r5, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0fb      	beq.n	8004416 <_fstat_r+0x16>
 800441e:	6023      	str	r3, [r4, #0]
 8004420:	bd70      	pop	{r4, r5, r6, pc}
 8004422:	bf00      	nop
 8004424:	20000334 	.word	0x20000334

08004428 <_isatty_r>:
 8004428:	2200      	movs	r2, #0
 800442a:	b538      	push	{r3, r4, r5, lr}
 800442c:	4d06      	ldr	r5, [pc, #24]	@ (8004448 <_isatty_r+0x20>)
 800442e:	4604      	mov	r4, r0
 8004430:	4608      	mov	r0, r1
 8004432:	602a      	str	r2, [r5, #0]
 8004434:	f001 fb99 	bl	8005b6a <_isatty>
 8004438:	1c43      	adds	r3, r0, #1
 800443a:	d000      	beq.n	800443e <_isatty_r+0x16>
 800443c:	bd38      	pop	{r3, r4, r5, pc}
 800443e:	682b      	ldr	r3, [r5, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0fb      	beq.n	800443c <_isatty_r+0x14>
 8004444:	6023      	str	r3, [r4, #0]
 8004446:	bd38      	pop	{r3, r4, r5, pc}
 8004448:	20000334 	.word	0x20000334

0800444c <__aeabi_drsub>:
 800444c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8004450:	e002      	b.n	8004458 <__adddf3>
 8004452:	bf00      	nop

08004454 <__aeabi_dsub>:
 8004454:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08004458 <__adddf3>:
 8004458:	b530      	push	{r4, r5, lr}
 800445a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800445e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004462:	ea94 0f05 	teq	r4, r5
 8004466:	bf08      	it	eq
 8004468:	ea90 0f02 	teqeq	r0, r2
 800446c:	bf1f      	itttt	ne
 800446e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8004472:	ea55 0c02 	orrsne.w	ip, r5, r2
 8004476:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800447a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800447e:	f000 80e2 	beq.w	8004646 <__adddf3+0x1ee>
 8004482:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8004486:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800448a:	bfb8      	it	lt
 800448c:	426d      	neglt	r5, r5
 800448e:	dd0c      	ble.n	80044aa <__adddf3+0x52>
 8004490:	442c      	add	r4, r5
 8004492:	ea80 0202 	eor.w	r2, r0, r2
 8004496:	ea81 0303 	eor.w	r3, r1, r3
 800449a:	ea82 0000 	eor.w	r0, r2, r0
 800449e:	ea83 0101 	eor.w	r1, r3, r1
 80044a2:	ea80 0202 	eor.w	r2, r0, r2
 80044a6:	ea81 0303 	eor.w	r3, r1, r3
 80044aa:	2d36      	cmp	r5, #54	@ 0x36
 80044ac:	bf88      	it	hi
 80044ae:	bd30      	pophi	{r4, r5, pc}
 80044b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80044b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80044b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80044bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80044c0:	d002      	beq.n	80044c8 <__adddf3+0x70>
 80044c2:	4240      	negs	r0, r0
 80044c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80044c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80044cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80044d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80044d4:	d002      	beq.n	80044dc <__adddf3+0x84>
 80044d6:	4252      	negs	r2, r2
 80044d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80044dc:	ea94 0f05 	teq	r4, r5
 80044e0:	f000 80a7 	beq.w	8004632 <__adddf3+0x1da>
 80044e4:	f1a4 0401 	sub.w	r4, r4, #1
 80044e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80044ec:	db0d      	blt.n	800450a <__adddf3+0xb2>
 80044ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80044f2:	fa22 f205 	lsr.w	r2, r2, r5
 80044f6:	1880      	adds	r0, r0, r2
 80044f8:	f141 0100 	adc.w	r1, r1, #0
 80044fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8004500:	1880      	adds	r0, r0, r2
 8004502:	fa43 f305 	asr.w	r3, r3, r5
 8004506:	4159      	adcs	r1, r3
 8004508:	e00e      	b.n	8004528 <__adddf3+0xd0>
 800450a:	f1a5 0520 	sub.w	r5, r5, #32
 800450e:	f10e 0e20 	add.w	lr, lr, #32
 8004512:	2a01      	cmp	r2, #1
 8004514:	fa03 fc0e 	lsl.w	ip, r3, lr
 8004518:	bf28      	it	cs
 800451a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800451e:	fa43 f305 	asr.w	r3, r3, r5
 8004522:	18c0      	adds	r0, r0, r3
 8004524:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8004528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800452c:	d507      	bpl.n	800453e <__adddf3+0xe6>
 800452e:	f04f 0e00 	mov.w	lr, #0
 8004532:	f1dc 0c00 	rsbs	ip, ip, #0
 8004536:	eb7e 0000 	sbcs.w	r0, lr, r0
 800453a:	eb6e 0101 	sbc.w	r1, lr, r1
 800453e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004542:	d31b      	bcc.n	800457c <__adddf3+0x124>
 8004544:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004548:	d30c      	bcc.n	8004564 <__adddf3+0x10c>
 800454a:	0849      	lsrs	r1, r1, #1
 800454c:	ea5f 0030 	movs.w	r0, r0, rrx
 8004550:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004554:	f104 0401 	add.w	r4, r4, #1
 8004558:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800455c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8004560:	f080 809a 	bcs.w	8004698 <__adddf3+0x240>
 8004564:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004568:	bf08      	it	eq
 800456a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800456e:	f150 0000 	adcs.w	r0, r0, #0
 8004572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004576:	ea41 0105 	orr.w	r1, r1, r5
 800457a:	bd30      	pop	{r4, r5, pc}
 800457c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004580:	4140      	adcs	r0, r0
 8004582:	eb41 0101 	adc.w	r1, r1, r1
 8004586:	3c01      	subs	r4, #1
 8004588:	bf28      	it	cs
 800458a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800458e:	d2e9      	bcs.n	8004564 <__adddf3+0x10c>
 8004590:	f091 0f00 	teq	r1, #0
 8004594:	bf04      	itt	eq
 8004596:	4601      	moveq	r1, r0
 8004598:	2000      	moveq	r0, #0
 800459a:	fab1 f381 	clz	r3, r1
 800459e:	bf08      	it	eq
 80045a0:	3320      	addeq	r3, #32
 80045a2:	f1a3 030b 	sub.w	r3, r3, #11
 80045a6:	f1b3 0220 	subs.w	r2, r3, #32
 80045aa:	da0c      	bge.n	80045c6 <__adddf3+0x16e>
 80045ac:	320c      	adds	r2, #12
 80045ae:	dd08      	ble.n	80045c2 <__adddf3+0x16a>
 80045b0:	f102 0c14 	add.w	ip, r2, #20
 80045b4:	f1c2 020c 	rsb	r2, r2, #12
 80045b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80045bc:	fa21 f102 	lsr.w	r1, r1, r2
 80045c0:	e00c      	b.n	80045dc <__adddf3+0x184>
 80045c2:	f102 0214 	add.w	r2, r2, #20
 80045c6:	bfd8      	it	le
 80045c8:	f1c2 0c20 	rsble	ip, r2, #32
 80045cc:	fa01 f102 	lsl.w	r1, r1, r2
 80045d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80045d4:	bfdc      	itt	le
 80045d6:	ea41 010c 	orrle.w	r1, r1, ip
 80045da:	4090      	lslle	r0, r2
 80045dc:	1ae4      	subs	r4, r4, r3
 80045de:	bfa2      	ittt	ge
 80045e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80045e4:	4329      	orrge	r1, r5
 80045e6:	bd30      	popge	{r4, r5, pc}
 80045e8:	ea6f 0404 	mvn.w	r4, r4
 80045ec:	3c1f      	subs	r4, #31
 80045ee:	da1c      	bge.n	800462a <__adddf3+0x1d2>
 80045f0:	340c      	adds	r4, #12
 80045f2:	dc0e      	bgt.n	8004612 <__adddf3+0x1ba>
 80045f4:	f104 0414 	add.w	r4, r4, #20
 80045f8:	f1c4 0220 	rsb	r2, r4, #32
 80045fc:	fa20 f004 	lsr.w	r0, r0, r4
 8004600:	fa01 f302 	lsl.w	r3, r1, r2
 8004604:	ea40 0003 	orr.w	r0, r0, r3
 8004608:	fa21 f304 	lsr.w	r3, r1, r4
 800460c:	ea45 0103 	orr.w	r1, r5, r3
 8004610:	bd30      	pop	{r4, r5, pc}
 8004612:	f1c4 040c 	rsb	r4, r4, #12
 8004616:	f1c4 0220 	rsb	r2, r4, #32
 800461a:	fa20 f002 	lsr.w	r0, r0, r2
 800461e:	fa01 f304 	lsl.w	r3, r1, r4
 8004622:	ea40 0003 	orr.w	r0, r0, r3
 8004626:	4629      	mov	r1, r5
 8004628:	bd30      	pop	{r4, r5, pc}
 800462a:	fa21 f004 	lsr.w	r0, r1, r4
 800462e:	4629      	mov	r1, r5
 8004630:	bd30      	pop	{r4, r5, pc}
 8004632:	f094 0f00 	teq	r4, #0
 8004636:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800463a:	bf06      	itte	eq
 800463c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8004640:	3401      	addeq	r4, #1
 8004642:	3d01      	subne	r5, #1
 8004644:	e74e      	b.n	80044e4 <__adddf3+0x8c>
 8004646:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800464a:	bf18      	it	ne
 800464c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004650:	d029      	beq.n	80046a6 <__adddf3+0x24e>
 8004652:	ea94 0f05 	teq	r4, r5
 8004656:	bf08      	it	eq
 8004658:	ea90 0f02 	teqeq	r0, r2
 800465c:	d005      	beq.n	800466a <__adddf3+0x212>
 800465e:	ea54 0c00 	orrs.w	ip, r4, r0
 8004662:	bf04      	itt	eq
 8004664:	4619      	moveq	r1, r3
 8004666:	4610      	moveq	r0, r2
 8004668:	bd30      	pop	{r4, r5, pc}
 800466a:	ea91 0f03 	teq	r1, r3
 800466e:	bf1e      	ittt	ne
 8004670:	2100      	movne	r1, #0
 8004672:	2000      	movne	r0, #0
 8004674:	bd30      	popne	{r4, r5, pc}
 8004676:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800467a:	d105      	bne.n	8004688 <__adddf3+0x230>
 800467c:	0040      	lsls	r0, r0, #1
 800467e:	4149      	adcs	r1, r1
 8004680:	bf28      	it	cs
 8004682:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8004686:	bd30      	pop	{r4, r5, pc}
 8004688:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800468c:	bf3c      	itt	cc
 800468e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8004692:	bd30      	popcc	{r4, r5, pc}
 8004694:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004698:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800469c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80046a0:	f04f 0000 	mov.w	r0, #0
 80046a4:	bd30      	pop	{r4, r5, pc}
 80046a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80046aa:	bf1a      	itte	ne
 80046ac:	4619      	movne	r1, r3
 80046ae:	4610      	movne	r0, r2
 80046b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80046b4:	bf1c      	itt	ne
 80046b6:	460b      	movne	r3, r1
 80046b8:	4602      	movne	r2, r0
 80046ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80046be:	bf06      	itte	eq
 80046c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80046c4:	ea91 0f03 	teqeq	r1, r3
 80046c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80046cc:	bd30      	pop	{r4, r5, pc}
 80046ce:	bf00      	nop

080046d0 <__aeabi_ui2d>:
 80046d0:	f090 0f00 	teq	r0, #0
 80046d4:	bf04      	itt	eq
 80046d6:	2100      	moveq	r1, #0
 80046d8:	4770      	bxeq	lr
 80046da:	b530      	push	{r4, r5, lr}
 80046dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80046e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80046e4:	f04f 0500 	mov.w	r5, #0
 80046e8:	f04f 0100 	mov.w	r1, #0
 80046ec:	e750      	b.n	8004590 <__adddf3+0x138>
 80046ee:	bf00      	nop

080046f0 <__aeabi_i2d>:
 80046f0:	f090 0f00 	teq	r0, #0
 80046f4:	bf04      	itt	eq
 80046f6:	2100      	moveq	r1, #0
 80046f8:	4770      	bxeq	lr
 80046fa:	b530      	push	{r4, r5, lr}
 80046fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004704:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8004708:	bf48      	it	mi
 800470a:	4240      	negmi	r0, r0
 800470c:	f04f 0100 	mov.w	r1, #0
 8004710:	e73e      	b.n	8004590 <__adddf3+0x138>
 8004712:	bf00      	nop

08004714 <__aeabi_f2d>:
 8004714:	0042      	lsls	r2, r0, #1
 8004716:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800471a:	ea4f 0131 	mov.w	r1, r1, rrx
 800471e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004722:	bf1f      	itttt	ne
 8004724:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8004728:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800472c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8004730:	4770      	bxne	lr
 8004732:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8004736:	bf08      	it	eq
 8004738:	4770      	bxeq	lr
 800473a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800473e:	bf04      	itt	eq
 8004740:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8004744:	4770      	bxeq	lr
 8004746:	b530      	push	{r4, r5, lr}
 8004748:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800474c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004754:	e71c      	b.n	8004590 <__adddf3+0x138>
 8004756:	bf00      	nop

08004758 <__aeabi_ul2d>:
 8004758:	ea50 0201 	orrs.w	r2, r0, r1
 800475c:	bf08      	it	eq
 800475e:	4770      	bxeq	lr
 8004760:	b530      	push	{r4, r5, lr}
 8004762:	f04f 0500 	mov.w	r5, #0
 8004766:	e00a      	b.n	800477e <__aeabi_l2d+0x16>

08004768 <__aeabi_l2d>:
 8004768:	ea50 0201 	orrs.w	r2, r0, r1
 800476c:	bf08      	it	eq
 800476e:	4770      	bxeq	lr
 8004770:	b530      	push	{r4, r5, lr}
 8004772:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8004776:	d502      	bpl.n	800477e <__aeabi_l2d+0x16>
 8004778:	4240      	negs	r0, r0
 800477a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800477e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004782:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004786:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800478a:	f43f aed8 	beq.w	800453e <__adddf3+0xe6>
 800478e:	f04f 0203 	mov.w	r2, #3
 8004792:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004796:	bf18      	it	ne
 8004798:	3203      	addne	r2, #3
 800479a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800479e:	bf18      	it	ne
 80047a0:	3203      	addne	r2, #3
 80047a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80047a6:	f1c2 0320 	rsb	r3, r2, #32
 80047aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80047ae:	fa20 f002 	lsr.w	r0, r0, r2
 80047b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80047b6:	ea40 000e 	orr.w	r0, r0, lr
 80047ba:	fa21 f102 	lsr.w	r1, r1, r2
 80047be:	4414      	add	r4, r2
 80047c0:	e6bd      	b.n	800453e <__adddf3+0xe6>
 80047c2:	bf00      	nop

080047c4 <__aeabi_dmul>:
 80047c4:	b570      	push	{r4, r5, r6, lr}
 80047c6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80047ca:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80047ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80047d2:	bf1d      	ittte	ne
 80047d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80047d8:	ea94 0f0c 	teqne	r4, ip
 80047dc:	ea95 0f0c 	teqne	r5, ip
 80047e0:	f000 f8de 	bleq	80049a0 <__aeabi_dmul+0x1dc>
 80047e4:	442c      	add	r4, r5
 80047e6:	ea81 0603 	eor.w	r6, r1, r3
 80047ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80047ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80047f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80047f6:	bf18      	it	ne
 80047f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80047fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004800:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004804:	d038      	beq.n	8004878 <__aeabi_dmul+0xb4>
 8004806:	fba0 ce02 	umull	ip, lr, r0, r2
 800480a:	f04f 0500 	mov.w	r5, #0
 800480e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004812:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8004816:	fbe0 e503 	umlal	lr, r5, r0, r3
 800481a:	f04f 0600 	mov.w	r6, #0
 800481e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004822:	f09c 0f00 	teq	ip, #0
 8004826:	bf18      	it	ne
 8004828:	f04e 0e01 	orrne.w	lr, lr, #1
 800482c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8004830:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8004834:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8004838:	d204      	bcs.n	8004844 <__aeabi_dmul+0x80>
 800483a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800483e:	416d      	adcs	r5, r5
 8004840:	eb46 0606 	adc.w	r6, r6, r6
 8004844:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004848:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800484c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004850:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004854:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004858:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800485c:	bf88      	it	hi
 800485e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004862:	d81e      	bhi.n	80048a2 <__aeabi_dmul+0xde>
 8004864:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8004868:	bf08      	it	eq
 800486a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800486e:	f150 0000 	adcs.w	r0, r0, #0
 8004872:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004876:	bd70      	pop	{r4, r5, r6, pc}
 8004878:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800487c:	ea46 0101 	orr.w	r1, r6, r1
 8004880:	ea40 0002 	orr.w	r0, r0, r2
 8004884:	ea81 0103 	eor.w	r1, r1, r3
 8004888:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800488c:	bfc2      	ittt	gt
 800488e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004896:	bd70      	popgt	{r4, r5, r6, pc}
 8004898:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800489c:	f04f 0e00 	mov.w	lr, #0
 80048a0:	3c01      	subs	r4, #1
 80048a2:	f300 80ab 	bgt.w	80049fc <__aeabi_dmul+0x238>
 80048a6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80048aa:	bfde      	ittt	le
 80048ac:	2000      	movle	r0, #0
 80048ae:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80048b2:	bd70      	pople	{r4, r5, r6, pc}
 80048b4:	f1c4 0400 	rsb	r4, r4, #0
 80048b8:	3c20      	subs	r4, #32
 80048ba:	da35      	bge.n	8004928 <__aeabi_dmul+0x164>
 80048bc:	340c      	adds	r4, #12
 80048be:	dc1b      	bgt.n	80048f8 <__aeabi_dmul+0x134>
 80048c0:	f104 0414 	add.w	r4, r4, #20
 80048c4:	f1c4 0520 	rsb	r5, r4, #32
 80048c8:	fa00 f305 	lsl.w	r3, r0, r5
 80048cc:	fa20 f004 	lsr.w	r0, r0, r4
 80048d0:	fa01 f205 	lsl.w	r2, r1, r5
 80048d4:	ea40 0002 	orr.w	r0, r0, r2
 80048d8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80048dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80048e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80048e4:	fa21 f604 	lsr.w	r6, r1, r4
 80048e8:	eb42 0106 	adc.w	r1, r2, r6
 80048ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80048f0:	bf08      	it	eq
 80048f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80048f6:	bd70      	pop	{r4, r5, r6, pc}
 80048f8:	f1c4 040c 	rsb	r4, r4, #12
 80048fc:	f1c4 0520 	rsb	r5, r4, #32
 8004900:	fa00 f304 	lsl.w	r3, r0, r4
 8004904:	fa20 f005 	lsr.w	r0, r0, r5
 8004908:	fa01 f204 	lsl.w	r2, r1, r4
 800490c:	ea40 0002 	orr.w	r0, r0, r2
 8004910:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004914:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004918:	f141 0100 	adc.w	r1, r1, #0
 800491c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004920:	bf08      	it	eq
 8004922:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004926:	bd70      	pop	{r4, r5, r6, pc}
 8004928:	f1c4 0520 	rsb	r5, r4, #32
 800492c:	fa00 f205 	lsl.w	r2, r0, r5
 8004930:	ea4e 0e02 	orr.w	lr, lr, r2
 8004934:	fa20 f304 	lsr.w	r3, r0, r4
 8004938:	fa01 f205 	lsl.w	r2, r1, r5
 800493c:	ea43 0302 	orr.w	r3, r3, r2
 8004940:	fa21 f004 	lsr.w	r0, r1, r4
 8004944:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004948:	fa21 f204 	lsr.w	r2, r1, r4
 800494c:	ea20 0002 	bic.w	r0, r0, r2
 8004950:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004954:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004958:	bf08      	it	eq
 800495a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800495e:	bd70      	pop	{r4, r5, r6, pc}
 8004960:	f094 0f00 	teq	r4, #0
 8004964:	d10f      	bne.n	8004986 <__aeabi_dmul+0x1c2>
 8004966:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800496a:	0040      	lsls	r0, r0, #1
 800496c:	eb41 0101 	adc.w	r1, r1, r1
 8004970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004974:	bf08      	it	eq
 8004976:	3c01      	subeq	r4, #1
 8004978:	d0f7      	beq.n	800496a <__aeabi_dmul+0x1a6>
 800497a:	ea41 0106 	orr.w	r1, r1, r6
 800497e:	f095 0f00 	teq	r5, #0
 8004982:	bf18      	it	ne
 8004984:	4770      	bxne	lr
 8004986:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800498a:	0052      	lsls	r2, r2, #1
 800498c:	eb43 0303 	adc.w	r3, r3, r3
 8004990:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004994:	bf08      	it	eq
 8004996:	3d01      	subeq	r5, #1
 8004998:	d0f7      	beq.n	800498a <__aeabi_dmul+0x1c6>
 800499a:	ea43 0306 	orr.w	r3, r3, r6
 800499e:	4770      	bx	lr
 80049a0:	ea94 0f0c 	teq	r4, ip
 80049a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80049a8:	bf18      	it	ne
 80049aa:	ea95 0f0c 	teqne	r5, ip
 80049ae:	d00c      	beq.n	80049ca <__aeabi_dmul+0x206>
 80049b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80049b4:	bf18      	it	ne
 80049b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80049ba:	d1d1      	bne.n	8004960 <__aeabi_dmul+0x19c>
 80049bc:	ea81 0103 	eor.w	r1, r1, r3
 80049c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80049c4:	f04f 0000 	mov.w	r0, #0
 80049c8:	bd70      	pop	{r4, r5, r6, pc}
 80049ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80049ce:	bf06      	itte	eq
 80049d0:	4610      	moveq	r0, r2
 80049d2:	4619      	moveq	r1, r3
 80049d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80049d8:	d019      	beq.n	8004a0e <__aeabi_dmul+0x24a>
 80049da:	ea94 0f0c 	teq	r4, ip
 80049de:	d102      	bne.n	80049e6 <__aeabi_dmul+0x222>
 80049e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80049e4:	d113      	bne.n	8004a0e <__aeabi_dmul+0x24a>
 80049e6:	ea95 0f0c 	teq	r5, ip
 80049ea:	d105      	bne.n	80049f8 <__aeabi_dmul+0x234>
 80049ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80049f0:	bf1c      	itt	ne
 80049f2:	4610      	movne	r0, r2
 80049f4:	4619      	movne	r1, r3
 80049f6:	d10a      	bne.n	8004a0e <__aeabi_dmul+0x24a>
 80049f8:	ea81 0103 	eor.w	r1, r1, r3
 80049fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004a00:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004a04:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004a08:	f04f 0000 	mov.w	r0, #0
 8004a0c:	bd70      	pop	{r4, r5, r6, pc}
 8004a0e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004a12:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8004a16:	bd70      	pop	{r4, r5, r6, pc}

08004a18 <__aeabi_ddiv>:
 8004a18:	b570      	push	{r4, r5, r6, lr}
 8004a1a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004a1e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004a22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004a26:	bf1d      	ittte	ne
 8004a28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004a2c:	ea94 0f0c 	teqne	r4, ip
 8004a30:	ea95 0f0c 	teqne	r5, ip
 8004a34:	f000 f8a7 	bleq	8004b86 <__aeabi_ddiv+0x16e>
 8004a38:	eba4 0405 	sub.w	r4, r4, r5
 8004a3c:	ea81 0e03 	eor.w	lr, r1, r3
 8004a40:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004a44:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004a48:	f000 8088 	beq.w	8004b5c <__aeabi_ddiv+0x144>
 8004a4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004a50:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004a54:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004a58:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004a5c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004a60:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004a64:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004a68:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004a6c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8004a70:	429d      	cmp	r5, r3
 8004a72:	bf08      	it	eq
 8004a74:	4296      	cmpeq	r6, r2
 8004a76:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8004a7a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8004a7e:	d202      	bcs.n	8004a86 <__aeabi_ddiv+0x6e>
 8004a80:	085b      	lsrs	r3, r3, #1
 8004a82:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a86:	1ab6      	subs	r6, r6, r2
 8004a88:	eb65 0503 	sbc.w	r5, r5, r3
 8004a8c:	085b      	lsrs	r3, r3, #1
 8004a8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a92:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8004a96:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8004a9a:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a9e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004aa2:	bf22      	ittt	cs
 8004aa4:	1ab6      	subcs	r6, r6, r2
 8004aa6:	4675      	movcs	r5, lr
 8004aa8:	ea40 000c 	orrcs.w	r0, r0, ip
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	ea4f 0232 	mov.w	r2, r2, rrx
 8004ab2:	ebb6 0e02 	subs.w	lr, r6, r2
 8004ab6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004aba:	bf22      	ittt	cs
 8004abc:	1ab6      	subcs	r6, r6, r2
 8004abe:	4675      	movcs	r5, lr
 8004ac0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8004ac4:	085b      	lsrs	r3, r3, #1
 8004ac6:	ea4f 0232 	mov.w	r2, r2, rrx
 8004aca:	ebb6 0e02 	subs.w	lr, r6, r2
 8004ace:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004ad2:	bf22      	ittt	cs
 8004ad4:	1ab6      	subcs	r6, r6, r2
 8004ad6:	4675      	movcs	r5, lr
 8004ad8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	ea4f 0232 	mov.w	r2, r2, rrx
 8004ae2:	ebb6 0e02 	subs.w	lr, r6, r2
 8004ae6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004aea:	bf22      	ittt	cs
 8004aec:	1ab6      	subcs	r6, r6, r2
 8004aee:	4675      	movcs	r5, lr
 8004af0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004af4:	ea55 0e06 	orrs.w	lr, r5, r6
 8004af8:	d018      	beq.n	8004b2c <__aeabi_ddiv+0x114>
 8004afa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004afe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004b02:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8004b06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004b0a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004b0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004b12:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8004b16:	d1c0      	bne.n	8004a9a <__aeabi_ddiv+0x82>
 8004b18:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004b1c:	d10b      	bne.n	8004b36 <__aeabi_ddiv+0x11e>
 8004b1e:	ea41 0100 	orr.w	r1, r1, r0
 8004b22:	f04f 0000 	mov.w	r0, #0
 8004b26:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8004b2a:	e7b6      	b.n	8004a9a <__aeabi_ddiv+0x82>
 8004b2c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004b30:	bf04      	itt	eq
 8004b32:	4301      	orreq	r1, r0
 8004b34:	2000      	moveq	r0, #0
 8004b36:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8004b3a:	bf88      	it	hi
 8004b3c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004b40:	f63f aeaf 	bhi.w	80048a2 <__aeabi_dmul+0xde>
 8004b44:	ebb5 0c03 	subs.w	ip, r5, r3
 8004b48:	bf04      	itt	eq
 8004b4a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004b4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004b52:	f150 0000 	adcs.w	r0, r0, #0
 8004b56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}
 8004b5c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004b60:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004b64:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004b68:	bfc2      	ittt	gt
 8004b6a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004b6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004b72:	bd70      	popgt	{r4, r5, r6, pc}
 8004b74:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004b78:	f04f 0e00 	mov.w	lr, #0
 8004b7c:	3c01      	subs	r4, #1
 8004b7e:	e690      	b.n	80048a2 <__aeabi_dmul+0xde>
 8004b80:	ea45 0e06 	orr.w	lr, r5, r6
 8004b84:	e68d      	b.n	80048a2 <__aeabi_dmul+0xde>
 8004b86:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004b8a:	ea94 0f0c 	teq	r4, ip
 8004b8e:	bf08      	it	eq
 8004b90:	ea95 0f0c 	teqeq	r5, ip
 8004b94:	f43f af3b 	beq.w	8004a0e <__aeabi_dmul+0x24a>
 8004b98:	ea94 0f0c 	teq	r4, ip
 8004b9c:	d10a      	bne.n	8004bb4 <__aeabi_ddiv+0x19c>
 8004b9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004ba2:	f47f af34 	bne.w	8004a0e <__aeabi_dmul+0x24a>
 8004ba6:	ea95 0f0c 	teq	r5, ip
 8004baa:	f47f af25 	bne.w	80049f8 <__aeabi_dmul+0x234>
 8004bae:	4610      	mov	r0, r2
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	e72c      	b.n	8004a0e <__aeabi_dmul+0x24a>
 8004bb4:	ea95 0f0c 	teq	r5, ip
 8004bb8:	d106      	bne.n	8004bc8 <__aeabi_ddiv+0x1b0>
 8004bba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004bbe:	f43f aefd 	beq.w	80049bc <__aeabi_dmul+0x1f8>
 8004bc2:	4610      	mov	r0, r2
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	e722      	b.n	8004a0e <__aeabi_dmul+0x24a>
 8004bc8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004bcc:	bf18      	it	ne
 8004bce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004bd2:	f47f aec5 	bne.w	8004960 <__aeabi_dmul+0x19c>
 8004bd6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004bda:	f47f af0d 	bne.w	80049f8 <__aeabi_dmul+0x234>
 8004bde:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004be2:	f47f aeeb 	bne.w	80049bc <__aeabi_dmul+0x1f8>
 8004be6:	e712      	b.n	8004a0e <__aeabi_dmul+0x24a>

08004be8 <__gedf2>:
 8004be8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8004bec:	e006      	b.n	8004bfc <__cmpdf2+0x4>
 8004bee:	bf00      	nop

08004bf0 <__ledf2>:
 8004bf0:	f04f 0c01 	mov.w	ip, #1
 8004bf4:	e002      	b.n	8004bfc <__cmpdf2+0x4>
 8004bf6:	bf00      	nop

08004bf8 <__cmpdf2>:
 8004bf8:	f04f 0c01 	mov.w	ip, #1
 8004bfc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004c00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004c04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004c08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004c0c:	bf18      	it	ne
 8004c0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004c12:	d01b      	beq.n	8004c4c <__cmpdf2+0x54>
 8004c14:	b001      	add	sp, #4
 8004c16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004c1a:	bf0c      	ite	eq
 8004c1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004c20:	ea91 0f03 	teqne	r1, r3
 8004c24:	bf02      	ittt	eq
 8004c26:	ea90 0f02 	teqeq	r0, r2
 8004c2a:	2000      	moveq	r0, #0
 8004c2c:	4770      	bxeq	lr
 8004c2e:	f110 0f00 	cmn.w	r0, #0
 8004c32:	ea91 0f03 	teq	r1, r3
 8004c36:	bf58      	it	pl
 8004c38:	4299      	cmppl	r1, r3
 8004c3a:	bf08      	it	eq
 8004c3c:	4290      	cmpeq	r0, r2
 8004c3e:	bf2c      	ite	cs
 8004c40:	17d8      	asrcs	r0, r3, #31
 8004c42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8004c46:	f040 0001 	orr.w	r0, r0, #1
 8004c4a:	4770      	bx	lr
 8004c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004c54:	d102      	bne.n	8004c5c <__cmpdf2+0x64>
 8004c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004c5a:	d107      	bne.n	8004c6c <__cmpdf2+0x74>
 8004c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004c64:	d1d6      	bne.n	8004c14 <__cmpdf2+0x1c>
 8004c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004c6a:	d0d3      	beq.n	8004c14 <__cmpdf2+0x1c>
 8004c6c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop

08004c74 <__aeabi_cdrcmple>:
 8004c74:	4684      	mov	ip, r0
 8004c76:	4610      	mov	r0, r2
 8004c78:	4662      	mov	r2, ip
 8004c7a:	468c      	mov	ip, r1
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4663      	mov	r3, ip
 8004c80:	e000      	b.n	8004c84 <__aeabi_cdcmpeq>
 8004c82:	bf00      	nop

08004c84 <__aeabi_cdcmpeq>:
 8004c84:	b501      	push	{r0, lr}
 8004c86:	f7ff ffb7 	bl	8004bf8 <__cmpdf2>
 8004c8a:	2800      	cmp	r0, #0
 8004c8c:	bf48      	it	mi
 8004c8e:	f110 0f00 	cmnmi.w	r0, #0
 8004c92:	bd01      	pop	{r0, pc}

08004c94 <__aeabi_dcmpeq>:
 8004c94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004c98:	f7ff fff4 	bl	8004c84 <__aeabi_cdcmpeq>
 8004c9c:	bf0c      	ite	eq
 8004c9e:	2001      	moveq	r0, #1
 8004ca0:	2000      	movne	r0, #0
 8004ca2:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ca6:	bf00      	nop

08004ca8 <__aeabi_dcmplt>:
 8004ca8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004cac:	f7ff ffea 	bl	8004c84 <__aeabi_cdcmpeq>
 8004cb0:	bf34      	ite	cc
 8004cb2:	2001      	movcc	r0, #1
 8004cb4:	2000      	movcs	r0, #0
 8004cb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8004cba:	bf00      	nop

08004cbc <__aeabi_dcmple>:
 8004cbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004cc0:	f7ff ffe0 	bl	8004c84 <__aeabi_cdcmpeq>
 8004cc4:	bf94      	ite	ls
 8004cc6:	2001      	movls	r0, #1
 8004cc8:	2000      	movhi	r0, #0
 8004cca:	f85d fb08 	ldr.w	pc, [sp], #8
 8004cce:	bf00      	nop

08004cd0 <__aeabi_dcmpge>:
 8004cd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004cd4:	f7ff ffce 	bl	8004c74 <__aeabi_cdrcmple>
 8004cd8:	bf94      	ite	ls
 8004cda:	2001      	movls	r0, #1
 8004cdc:	2000      	movhi	r0, #0
 8004cde:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ce2:	bf00      	nop

08004ce4 <__aeabi_dcmpgt>:
 8004ce4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004ce8:	f7ff ffc4 	bl	8004c74 <__aeabi_cdrcmple>
 8004cec:	bf34      	ite	cc
 8004cee:	2001      	movcc	r0, #1
 8004cf0:	2000      	movcs	r0, #0
 8004cf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8004cf6:	bf00      	nop

08004cf8 <__aeabi_dcmpun>:
 8004cf8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004cfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004d00:	d102      	bne.n	8004d08 <__aeabi_dcmpun+0x10>
 8004d02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004d06:	d10a      	bne.n	8004d1e <__aeabi_dcmpun+0x26>
 8004d08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004d0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004d10:	d102      	bne.n	8004d18 <__aeabi_dcmpun+0x20>
 8004d12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004d16:	d102      	bne.n	8004d1e <__aeabi_dcmpun+0x26>
 8004d18:	f04f 0000 	mov.w	r0, #0
 8004d1c:	4770      	bx	lr
 8004d1e:	f04f 0001 	mov.w	r0, #1
 8004d22:	4770      	bx	lr

08004d24 <__aeabi_d2iz>:
 8004d24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004d28:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004d2c:	d215      	bcs.n	8004d5a <__aeabi_d2iz+0x36>
 8004d2e:	d511      	bpl.n	8004d54 <__aeabi_d2iz+0x30>
 8004d30:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004d34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004d38:	d912      	bls.n	8004d60 <__aeabi_d2iz+0x3c>
 8004d3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004d3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8004d46:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8004d4a:	fa23 f002 	lsr.w	r0, r3, r2
 8004d4e:	bf18      	it	ne
 8004d50:	4240      	negne	r0, r0
 8004d52:	4770      	bx	lr
 8004d54:	f04f 0000 	mov.w	r0, #0
 8004d58:	4770      	bx	lr
 8004d5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004d5e:	d105      	bne.n	8004d6c <__aeabi_d2iz+0x48>
 8004d60:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8004d64:	bf08      	it	eq
 8004d66:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8004d6a:	4770      	bx	lr
 8004d6c:	f04f 0000 	mov.w	r0, #0
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop

08004d74 <__aeabi_frsub>:
 8004d74:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8004d78:	e002      	b.n	8004d80 <__addsf3>
 8004d7a:	bf00      	nop

08004d7c <__aeabi_fsub>:
 8004d7c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08004d80 <__addsf3>:
 8004d80:	0042      	lsls	r2, r0, #1
 8004d82:	bf1f      	itttt	ne
 8004d84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8004d88:	ea92 0f03 	teqne	r2, r3
 8004d8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8004d90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004d94:	d06a      	beq.n	8004e6c <__addsf3+0xec>
 8004d96:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8004d9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8004d9e:	bfc1      	itttt	gt
 8004da0:	18d2      	addgt	r2, r2, r3
 8004da2:	4041      	eorgt	r1, r0
 8004da4:	4048      	eorgt	r0, r1
 8004da6:	4041      	eorgt	r1, r0
 8004da8:	bfb8      	it	lt
 8004daa:	425b      	neglt	r3, r3
 8004dac:	2b19      	cmp	r3, #25
 8004dae:	bf88      	it	hi
 8004db0:	4770      	bxhi	lr
 8004db2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8004db6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004dba:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8004dbe:	bf18      	it	ne
 8004dc0:	4240      	negne	r0, r0
 8004dc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8004dc6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8004dca:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8004dce:	bf18      	it	ne
 8004dd0:	4249      	negne	r1, r1
 8004dd2:	ea92 0f03 	teq	r2, r3
 8004dd6:	d03f      	beq.n	8004e58 <__addsf3+0xd8>
 8004dd8:	f1a2 0201 	sub.w	r2, r2, #1
 8004ddc:	fa41 fc03 	asr.w	ip, r1, r3
 8004de0:	eb10 000c 	adds.w	r0, r0, ip
 8004de4:	f1c3 0320 	rsb	r3, r3, #32
 8004de8:	fa01 f103 	lsl.w	r1, r1, r3
 8004dec:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8004df0:	d502      	bpl.n	8004df8 <__addsf3+0x78>
 8004df2:	4249      	negs	r1, r1
 8004df4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8004df8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8004dfc:	d313      	bcc.n	8004e26 <__addsf3+0xa6>
 8004dfe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004e02:	d306      	bcc.n	8004e12 <__addsf3+0x92>
 8004e04:	0840      	lsrs	r0, r0, #1
 8004e06:	ea4f 0131 	mov.w	r1, r1, rrx
 8004e0a:	f102 0201 	add.w	r2, r2, #1
 8004e0e:	2afe      	cmp	r2, #254	@ 0xfe
 8004e10:	d251      	bcs.n	8004eb6 <__addsf3+0x136>
 8004e12:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8004e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8004e1a:	bf08      	it	eq
 8004e1c:	f020 0001 	biceq.w	r0, r0, #1
 8004e20:	ea40 0003 	orr.w	r0, r0, r3
 8004e24:	4770      	bx	lr
 8004e26:	0049      	lsls	r1, r1, #1
 8004e28:	eb40 0000 	adc.w	r0, r0, r0
 8004e2c:	3a01      	subs	r2, #1
 8004e2e:	bf28      	it	cs
 8004e30:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8004e34:	d2ed      	bcs.n	8004e12 <__addsf3+0x92>
 8004e36:	fab0 fc80 	clz	ip, r0
 8004e3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8004e3e:	ebb2 020c 	subs.w	r2, r2, ip
 8004e42:	fa00 f00c 	lsl.w	r0, r0, ip
 8004e46:	bfaa      	itet	ge
 8004e48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8004e4c:	4252      	neglt	r2, r2
 8004e4e:	4318      	orrge	r0, r3
 8004e50:	bfbc      	itt	lt
 8004e52:	40d0      	lsrlt	r0, r2
 8004e54:	4318      	orrlt	r0, r3
 8004e56:	4770      	bx	lr
 8004e58:	f092 0f00 	teq	r2, #0
 8004e5c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8004e60:	bf06      	itte	eq
 8004e62:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8004e66:	3201      	addeq	r2, #1
 8004e68:	3b01      	subne	r3, #1
 8004e6a:	e7b5      	b.n	8004dd8 <__addsf3+0x58>
 8004e6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004e70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004e74:	bf18      	it	ne
 8004e76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004e7a:	d021      	beq.n	8004ec0 <__addsf3+0x140>
 8004e7c:	ea92 0f03 	teq	r2, r3
 8004e80:	d004      	beq.n	8004e8c <__addsf3+0x10c>
 8004e82:	f092 0f00 	teq	r2, #0
 8004e86:	bf08      	it	eq
 8004e88:	4608      	moveq	r0, r1
 8004e8a:	4770      	bx	lr
 8004e8c:	ea90 0f01 	teq	r0, r1
 8004e90:	bf1c      	itt	ne
 8004e92:	2000      	movne	r0, #0
 8004e94:	4770      	bxne	lr
 8004e96:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8004e9a:	d104      	bne.n	8004ea6 <__addsf3+0x126>
 8004e9c:	0040      	lsls	r0, r0, #1
 8004e9e:	bf28      	it	cs
 8004ea0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8004ea4:	4770      	bx	lr
 8004ea6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8004eaa:	bf3c      	itt	cc
 8004eac:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8004eb0:	4770      	bxcc	lr
 8004eb2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8004eb6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8004eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004ebe:	4770      	bx	lr
 8004ec0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8004ec4:	bf16      	itet	ne
 8004ec6:	4608      	movne	r0, r1
 8004ec8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8004ecc:	4601      	movne	r1, r0
 8004ece:	0242      	lsls	r2, r0, #9
 8004ed0:	bf06      	itte	eq
 8004ed2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8004ed6:	ea90 0f01 	teqeq	r0, r1
 8004eda:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8004ede:	4770      	bx	lr

08004ee0 <__aeabi_ui2f>:
 8004ee0:	f04f 0300 	mov.w	r3, #0
 8004ee4:	e004      	b.n	8004ef0 <__aeabi_i2f+0x8>
 8004ee6:	bf00      	nop

08004ee8 <__aeabi_i2f>:
 8004ee8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8004eec:	bf48      	it	mi
 8004eee:	4240      	negmi	r0, r0
 8004ef0:	ea5f 0c00 	movs.w	ip, r0
 8004ef4:	bf08      	it	eq
 8004ef6:	4770      	bxeq	lr
 8004ef8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8004efc:	4601      	mov	r1, r0
 8004efe:	f04f 0000 	mov.w	r0, #0
 8004f02:	e01c      	b.n	8004f3e <__aeabi_l2f+0x2a>

08004f04 <__aeabi_ul2f>:
 8004f04:	ea50 0201 	orrs.w	r2, r0, r1
 8004f08:	bf08      	it	eq
 8004f0a:	4770      	bxeq	lr
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	e00a      	b.n	8004f28 <__aeabi_l2f+0x14>
 8004f12:	bf00      	nop

08004f14 <__aeabi_l2f>:
 8004f14:	ea50 0201 	orrs.w	r2, r0, r1
 8004f18:	bf08      	it	eq
 8004f1a:	4770      	bxeq	lr
 8004f1c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8004f20:	d502      	bpl.n	8004f28 <__aeabi_l2f+0x14>
 8004f22:	4240      	negs	r0, r0
 8004f24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004f28:	ea5f 0c01 	movs.w	ip, r1
 8004f2c:	bf02      	ittt	eq
 8004f2e:	4684      	moveq	ip, r0
 8004f30:	4601      	moveq	r1, r0
 8004f32:	2000      	moveq	r0, #0
 8004f34:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8004f38:	bf08      	it	eq
 8004f3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8004f3e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8004f42:	fabc f28c 	clz	r2, ip
 8004f46:	3a08      	subs	r2, #8
 8004f48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8004f4c:	db10      	blt.n	8004f70 <__aeabi_l2f+0x5c>
 8004f4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8004f52:	4463      	add	r3, ip
 8004f54:	fa00 fc02 	lsl.w	ip, r0, r2
 8004f58:	f1c2 0220 	rsb	r2, r2, #32
 8004f5c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004f60:	fa20 f202 	lsr.w	r2, r0, r2
 8004f64:	eb43 0002 	adc.w	r0, r3, r2
 8004f68:	bf08      	it	eq
 8004f6a:	f020 0001 	biceq.w	r0, r0, #1
 8004f6e:	4770      	bx	lr
 8004f70:	f102 0220 	add.w	r2, r2, #32
 8004f74:	fa01 fc02 	lsl.w	ip, r1, r2
 8004f78:	f1c2 0220 	rsb	r2, r2, #32
 8004f7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8004f80:	fa21 f202 	lsr.w	r2, r1, r2
 8004f84:	eb43 0002 	adc.w	r0, r3, r2
 8004f88:	bf08      	it	eq
 8004f8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004f8e:	4770      	bx	lr

08004f90 <__aeabi_fmul>:
 8004f90:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004f94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8004f98:	bf1e      	ittt	ne
 8004f9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8004f9e:	ea92 0f0c 	teqne	r2, ip
 8004fa2:	ea93 0f0c 	teqne	r3, ip
 8004fa6:	d06f      	beq.n	8005088 <__aeabi_fmul+0xf8>
 8004fa8:	441a      	add	r2, r3
 8004faa:	ea80 0c01 	eor.w	ip, r0, r1
 8004fae:	0240      	lsls	r0, r0, #9
 8004fb0:	bf18      	it	ne
 8004fb2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8004fb6:	d01e      	beq.n	8004ff6 <__aeabi_fmul+0x66>
 8004fb8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004fbc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8004fc0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8004fc4:	fba0 3101 	umull	r3, r1, r0, r1
 8004fc8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8004fcc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8004fd0:	bf3e      	ittt	cc
 8004fd2:	0049      	lslcc	r1, r1, #1
 8004fd4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8004fd8:	005b      	lslcc	r3, r3, #1
 8004fda:	ea40 0001 	orr.w	r0, r0, r1
 8004fde:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8004fe2:	2afd      	cmp	r2, #253	@ 0xfd
 8004fe4:	d81d      	bhi.n	8005022 <__aeabi_fmul+0x92>
 8004fe6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8004fee:	bf08      	it	eq
 8004ff0:	f020 0001 	biceq.w	r0, r0, #1
 8004ff4:	4770      	bx	lr
 8004ff6:	f090 0f00 	teq	r0, #0
 8004ffa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8004ffe:	bf08      	it	eq
 8005000:	0249      	lsleq	r1, r1, #9
 8005002:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8005006:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800500a:	3a7f      	subs	r2, #127	@ 0x7f
 800500c:	bfc2      	ittt	gt
 800500e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8005012:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8005016:	4770      	bxgt	lr
 8005018:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800501c:	f04f 0300 	mov.w	r3, #0
 8005020:	3a01      	subs	r2, #1
 8005022:	dc5d      	bgt.n	80050e0 <__aeabi_fmul+0x150>
 8005024:	f112 0f19 	cmn.w	r2, #25
 8005028:	bfdc      	itt	le
 800502a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800502e:	4770      	bxle	lr
 8005030:	f1c2 0200 	rsb	r2, r2, #0
 8005034:	0041      	lsls	r1, r0, #1
 8005036:	fa21 f102 	lsr.w	r1, r1, r2
 800503a:	f1c2 0220 	rsb	r2, r2, #32
 800503e:	fa00 fc02 	lsl.w	ip, r0, r2
 8005042:	ea5f 0031 	movs.w	r0, r1, rrx
 8005046:	f140 0000 	adc.w	r0, r0, #0
 800504a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800504e:	bf08      	it	eq
 8005050:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8005054:	4770      	bx	lr
 8005056:	f092 0f00 	teq	r2, #0
 800505a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800505e:	bf02      	ittt	eq
 8005060:	0040      	lsleq	r0, r0, #1
 8005062:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8005066:	3a01      	subeq	r2, #1
 8005068:	d0f9      	beq.n	800505e <__aeabi_fmul+0xce>
 800506a:	ea40 000c 	orr.w	r0, r0, ip
 800506e:	f093 0f00 	teq	r3, #0
 8005072:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8005076:	bf02      	ittt	eq
 8005078:	0049      	lsleq	r1, r1, #1
 800507a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800507e:	3b01      	subeq	r3, #1
 8005080:	d0f9      	beq.n	8005076 <__aeabi_fmul+0xe6>
 8005082:	ea41 010c 	orr.w	r1, r1, ip
 8005086:	e78f      	b.n	8004fa8 <__aeabi_fmul+0x18>
 8005088:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800508c:	ea92 0f0c 	teq	r2, ip
 8005090:	bf18      	it	ne
 8005092:	ea93 0f0c 	teqne	r3, ip
 8005096:	d00a      	beq.n	80050ae <__aeabi_fmul+0x11e>
 8005098:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800509c:	bf18      	it	ne
 800509e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80050a2:	d1d8      	bne.n	8005056 <__aeabi_fmul+0xc6>
 80050a4:	ea80 0001 	eor.w	r0, r0, r1
 80050a8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80050ac:	4770      	bx	lr
 80050ae:	f090 0f00 	teq	r0, #0
 80050b2:	bf17      	itett	ne
 80050b4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80050b8:	4608      	moveq	r0, r1
 80050ba:	f091 0f00 	teqne	r1, #0
 80050be:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80050c2:	d014      	beq.n	80050ee <__aeabi_fmul+0x15e>
 80050c4:	ea92 0f0c 	teq	r2, ip
 80050c8:	d101      	bne.n	80050ce <__aeabi_fmul+0x13e>
 80050ca:	0242      	lsls	r2, r0, #9
 80050cc:	d10f      	bne.n	80050ee <__aeabi_fmul+0x15e>
 80050ce:	ea93 0f0c 	teq	r3, ip
 80050d2:	d103      	bne.n	80050dc <__aeabi_fmul+0x14c>
 80050d4:	024b      	lsls	r3, r1, #9
 80050d6:	bf18      	it	ne
 80050d8:	4608      	movne	r0, r1
 80050da:	d108      	bne.n	80050ee <__aeabi_fmul+0x15e>
 80050dc:	ea80 0001 	eor.w	r0, r0, r1
 80050e0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80050e4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80050e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80050ec:	4770      	bx	lr
 80050ee:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80050f2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80050f6:	4770      	bx	lr

080050f8 <__aeabi_fdiv>:
 80050f8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80050fc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8005100:	bf1e      	ittt	ne
 8005102:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8005106:	ea92 0f0c 	teqne	r2, ip
 800510a:	ea93 0f0c 	teqne	r3, ip
 800510e:	d069      	beq.n	80051e4 <__aeabi_fdiv+0xec>
 8005110:	eba2 0203 	sub.w	r2, r2, r3
 8005114:	ea80 0c01 	eor.w	ip, r0, r1
 8005118:	0249      	lsls	r1, r1, #9
 800511a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800511e:	d037      	beq.n	8005190 <__aeabi_fdiv+0x98>
 8005120:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005124:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8005128:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800512c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8005130:	428b      	cmp	r3, r1
 8005132:	bf38      	it	cc
 8005134:	005b      	lslcc	r3, r3, #1
 8005136:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800513a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800513e:	428b      	cmp	r3, r1
 8005140:	bf24      	itt	cs
 8005142:	1a5b      	subcs	r3, r3, r1
 8005144:	ea40 000c 	orrcs.w	r0, r0, ip
 8005148:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800514c:	bf24      	itt	cs
 800514e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8005152:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005156:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800515a:	bf24      	itt	cs
 800515c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8005160:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005164:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8005168:	bf24      	itt	cs
 800516a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800516e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8005172:	011b      	lsls	r3, r3, #4
 8005174:	bf18      	it	ne
 8005176:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800517a:	d1e0      	bne.n	800513e <__aeabi_fdiv+0x46>
 800517c:	2afd      	cmp	r2, #253	@ 0xfd
 800517e:	f63f af50 	bhi.w	8005022 <__aeabi_fmul+0x92>
 8005182:	428b      	cmp	r3, r1
 8005184:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8005188:	bf08      	it	eq
 800518a:	f020 0001 	biceq.w	r0, r0, #1
 800518e:	4770      	bx	lr
 8005190:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8005194:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8005198:	327f      	adds	r2, #127	@ 0x7f
 800519a:	bfc2      	ittt	gt
 800519c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80051a0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80051a4:	4770      	bxgt	lr
 80051a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	3a01      	subs	r2, #1
 80051b0:	e737      	b.n	8005022 <__aeabi_fmul+0x92>
 80051b2:	f092 0f00 	teq	r2, #0
 80051b6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80051ba:	bf02      	ittt	eq
 80051bc:	0040      	lsleq	r0, r0, #1
 80051be:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80051c2:	3a01      	subeq	r2, #1
 80051c4:	d0f9      	beq.n	80051ba <__aeabi_fdiv+0xc2>
 80051c6:	ea40 000c 	orr.w	r0, r0, ip
 80051ca:	f093 0f00 	teq	r3, #0
 80051ce:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80051d2:	bf02      	ittt	eq
 80051d4:	0049      	lsleq	r1, r1, #1
 80051d6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80051da:	3b01      	subeq	r3, #1
 80051dc:	d0f9      	beq.n	80051d2 <__aeabi_fdiv+0xda>
 80051de:	ea41 010c 	orr.w	r1, r1, ip
 80051e2:	e795      	b.n	8005110 <__aeabi_fdiv+0x18>
 80051e4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80051e8:	ea92 0f0c 	teq	r2, ip
 80051ec:	d108      	bne.n	8005200 <__aeabi_fdiv+0x108>
 80051ee:	0242      	lsls	r2, r0, #9
 80051f0:	f47f af7d 	bne.w	80050ee <__aeabi_fmul+0x15e>
 80051f4:	ea93 0f0c 	teq	r3, ip
 80051f8:	f47f af70 	bne.w	80050dc <__aeabi_fmul+0x14c>
 80051fc:	4608      	mov	r0, r1
 80051fe:	e776      	b.n	80050ee <__aeabi_fmul+0x15e>
 8005200:	ea93 0f0c 	teq	r3, ip
 8005204:	d104      	bne.n	8005210 <__aeabi_fdiv+0x118>
 8005206:	024b      	lsls	r3, r1, #9
 8005208:	f43f af4c 	beq.w	80050a4 <__aeabi_fmul+0x114>
 800520c:	4608      	mov	r0, r1
 800520e:	e76e      	b.n	80050ee <__aeabi_fmul+0x15e>
 8005210:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8005214:	bf18      	it	ne
 8005216:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800521a:	d1ca      	bne.n	80051b2 <__aeabi_fdiv+0xba>
 800521c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8005220:	f47f af5c 	bne.w	80050dc <__aeabi_fmul+0x14c>
 8005224:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8005228:	f47f af3c 	bne.w	80050a4 <__aeabi_fmul+0x114>
 800522c:	e75f      	b.n	80050ee <__aeabi_fmul+0x15e>
 800522e:	bf00      	nop

08005230 <__gesf2>:
 8005230:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8005234:	e006      	b.n	8005244 <__cmpsf2+0x4>
 8005236:	bf00      	nop

08005238 <__lesf2>:
 8005238:	f04f 0c01 	mov.w	ip, #1
 800523c:	e002      	b.n	8005244 <__cmpsf2+0x4>
 800523e:	bf00      	nop

08005240 <__cmpsf2>:
 8005240:	f04f 0c01 	mov.w	ip, #1
 8005244:	f84d cd04 	str.w	ip, [sp, #-4]!
 8005248:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800524c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8005250:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8005254:	bf18      	it	ne
 8005256:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800525a:	d011      	beq.n	8005280 <__cmpsf2+0x40>
 800525c:	b001      	add	sp, #4
 800525e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8005262:	bf18      	it	ne
 8005264:	ea90 0f01 	teqne	r0, r1
 8005268:	bf58      	it	pl
 800526a:	ebb2 0003 	subspl.w	r0, r2, r3
 800526e:	bf88      	it	hi
 8005270:	17c8      	asrhi	r0, r1, #31
 8005272:	bf38      	it	cc
 8005274:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8005278:	bf18      	it	ne
 800527a:	f040 0001 	orrne.w	r0, r0, #1
 800527e:	4770      	bx	lr
 8005280:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8005284:	d102      	bne.n	800528c <__cmpsf2+0x4c>
 8005286:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800528a:	d105      	bne.n	8005298 <__cmpsf2+0x58>
 800528c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8005290:	d1e4      	bne.n	800525c <__cmpsf2+0x1c>
 8005292:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8005296:	d0e1      	beq.n	800525c <__cmpsf2+0x1c>
 8005298:	f85d 0b04 	ldr.w	r0, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop

080052a0 <__aeabi_cfrcmple>:
 80052a0:	4684      	mov	ip, r0
 80052a2:	4608      	mov	r0, r1
 80052a4:	4661      	mov	r1, ip
 80052a6:	e7ff      	b.n	80052a8 <__aeabi_cfcmpeq>

080052a8 <__aeabi_cfcmpeq>:
 80052a8:	b50f      	push	{r0, r1, r2, r3, lr}
 80052aa:	f7ff ffc9 	bl	8005240 <__cmpsf2>
 80052ae:	2800      	cmp	r0, #0
 80052b0:	bf48      	it	mi
 80052b2:	f110 0f00 	cmnmi.w	r0, #0
 80052b6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080052b8 <__aeabi_fcmpeq>:
 80052b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80052bc:	f7ff fff4 	bl	80052a8 <__aeabi_cfcmpeq>
 80052c0:	bf0c      	ite	eq
 80052c2:	2001      	moveq	r0, #1
 80052c4:	2000      	movne	r0, #0
 80052c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80052ca:	bf00      	nop

080052cc <__aeabi_fcmplt>:
 80052cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80052d0:	f7ff ffea 	bl	80052a8 <__aeabi_cfcmpeq>
 80052d4:	bf34      	ite	cc
 80052d6:	2001      	movcc	r0, #1
 80052d8:	2000      	movcs	r0, #0
 80052da:	f85d fb08 	ldr.w	pc, [sp], #8
 80052de:	bf00      	nop

080052e0 <__aeabi_fcmple>:
 80052e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80052e4:	f7ff ffe0 	bl	80052a8 <__aeabi_cfcmpeq>
 80052e8:	bf94      	ite	ls
 80052ea:	2001      	movls	r0, #1
 80052ec:	2000      	movhi	r0, #0
 80052ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80052f2:	bf00      	nop

080052f4 <__aeabi_fcmpge>:
 80052f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80052f8:	f7ff ffd2 	bl	80052a0 <__aeabi_cfrcmple>
 80052fc:	bf94      	ite	ls
 80052fe:	2001      	movls	r0, #1
 8005300:	2000      	movhi	r0, #0
 8005302:	f85d fb08 	ldr.w	pc, [sp], #8
 8005306:	bf00      	nop

08005308 <__aeabi_fcmpgt>:
 8005308:	f84d ed08 	str.w	lr, [sp, #-8]!
 800530c:	f7ff ffc8 	bl	80052a0 <__aeabi_cfrcmple>
 8005310:	bf34      	ite	cc
 8005312:	2001      	movcc	r0, #1
 8005314:	2000      	movcs	r0, #0
 8005316:	f85d fb08 	ldr.w	pc, [sp], #8
 800531a:	bf00      	nop

0800531c <__aeabi_f2uiz>:
 800531c:	0042      	lsls	r2, r0, #1
 800531e:	d20e      	bcs.n	800533e <__aeabi_f2uiz+0x22>
 8005320:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8005324:	d30b      	bcc.n	800533e <__aeabi_f2uiz+0x22>
 8005326:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800532a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800532e:	d409      	bmi.n	8005344 <__aeabi_f2uiz+0x28>
 8005330:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8005334:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005338:	fa23 f002 	lsr.w	r0, r3, r2
 800533c:	4770      	bx	lr
 800533e:	f04f 0000 	mov.w	r0, #0
 8005342:	4770      	bx	lr
 8005344:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8005348:	d101      	bne.n	800534e <__aeabi_f2uiz+0x32>
 800534a:	0242      	lsls	r2, r0, #9
 800534c:	d102      	bne.n	8005354 <__aeabi_f2uiz+0x38>
 800534e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005352:	4770      	bx	lr
 8005354:	f04f 0000 	mov.w	r0, #0
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop

0800535c <LCD_init>:
#define LCD_CLR_DSP   0x01 
#define LCD_CSR_INC   0x06  
#define LCD_SFT_MOV   0x14 
 
void LCD_init(void)      
{ 
 800535c:	b580      	push	{r7, lr}
 800535e:	af00      	add	r7, sp, #0
// Delay_ms(5); 
// LCD_PORT = LCD_IDLE; 
// Delay_us(100); 
  
 //LCD_Write_Command(0x38); 
 LCD_Write_Command(LCD_2_LINE_8_BITS);//8-bit display 
 8005360:	2038      	movs	r0, #56	@ 0x38
 8005362:	f000 f81f 	bl	80053a4 <LCD_Write_Command>
 HAL_Delay(5);
 8005366:	2005      	movs	r0, #5
 8005368:	f000 fd50 	bl	8005e0c <HAL_Delay>
 LCD_Write_Command(LCD_2_LINE_8_BITS); 
 800536c:	2038      	movs	r0, #56	@ 0x38
 800536e:	f000 f819 	bl	80053a4 <LCD_Write_Command>
 //LCD_Write_Command(0x08);  
 //LCD_Write_Command(LCD_2_LINE_8_BITS); 
  
 //LCD_Write_Command(0x01); 
 LCD_Write_Command(LCD_CLR_DSP); 
 8005372:	2001      	movs	r0, #1
 8005374:	f000 f816 	bl	80053a4 <LCD_Write_Command>
 HAL_Delay(1);
 8005378:	2001      	movs	r0, #1
 800537a:	f000 fd47 	bl	8005e0c <HAL_Delay>
 //LCD_Write_Command(0x06); 
 LCD_Write_Command(LCD_CSR_INC); 
 800537e:	2006      	movs	r0, #6
 8005380:	f000 f810 	bl	80053a4 <LCD_Write_Command>
 HAL_Delay(1);
 8005384:	2001      	movs	r0, #1
 8005386:	f000 fd41 	bl	8005e0c <HAL_Delay>
 //LCD_Write_Command(0x0c); 
 LCD_Write_Command(LCD_DSP_CSR); 
 800538a:	200c      	movs	r0, #12
 800538c:	f000 f80a 	bl	80053a4 <LCD_Write_Command>
 
} 
 8005390:	bf00      	nop
 8005392:	bd80      	pop	{r7, pc}

08005394 <LCD_Clear>:
 
void LCD_Clear(void)     
{ 
 8005394:	b580      	push	{r7, lr}
 8005396:	af00      	add	r7, sp, #0
 LCD_Write_Command(0x01);//  
 8005398:	2001      	movs	r0, #1
 800539a:	f000 f803 	bl	80053a4 <LCD_Write_Command>
} 
 800539e:	bf00      	nop
 80053a0:	bd80      	pop	{r7, pc}
	...

080053a4 <LCD_Write_Command>:
 
 
void LCD_Write_Command(uchar Com)  
{ 
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	71fb      	strb	r3, [r7, #7]
 //while(LCD_Read_State()); 
 HAL_Delay(10);
 80053ae:	200a      	movs	r0, #10
 80053b0:	f000 fd2c 	bl	8005e0c <HAL_Delay>
// unsigned int Read_Dat = 0; //BJ 
 
  
 HAL_GPIO_WritePin(GPIOB,LCD_RS_Pin, GPIO_PIN_RESET); // LCD_RS = 0; 
 80053b4:	2200      	movs	r2, #0
 80053b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80053ba:	4811      	ldr	r0, [pc, #68]	@ (8005400 <LCD_Write_Command+0x5c>)
 80053bc:	f001 fc8c 	bl	8006cd8 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(GPIOB,LCD_RW_Pin, GPIO_PIN_RESET); // LCD_RW = 0; 
 80053c0:	2200      	movs	r2, #0
 80053c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80053c6:	480e      	ldr	r0, [pc, #56]	@ (8005400 <LCD_Write_Command+0x5c>)
 80053c8:	f001 fc86 	bl	8006cd8 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET); //LCD_E_Pin = 1; 
 80053cc:	2201      	movs	r2, #1
 80053ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80053d2:	480b      	ldr	r0, [pc, #44]	@ (8005400 <LCD_Write_Command+0x5c>)
 80053d4:	f001 fc80 	bl	8006cd8 <HAL_GPIO_WritePin>
 HAL_Delay(1);
 80053d8:	2001      	movs	r0, #1
 80053da:	f000 fd17 	bl	8005e0c <HAL_Delay>
  
 LCD_PORT = Com; 
 80053de:	4a09      	ldr	r2, [pc, #36]	@ (8005404 <LCD_Write_Command+0x60>)
 80053e0:	79fb      	ldrb	r3, [r7, #7]
 80053e2:	60d3      	str	r3, [r2, #12]
    
 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //LCD_E_Pin =0; 
 80053e4:	2200      	movs	r2, #0
 80053e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80053ea:	4805      	ldr	r0, [pc, #20]	@ (8005400 <LCD_Write_Command+0x5c>)
 80053ec:	f001 fc74 	bl	8006cd8 <HAL_GPIO_WritePin>
 HAL_Delay(1);
 80053f0:	2001      	movs	r0, #1
 80053f2:	f000 fd0b 	bl	8005e0c <HAL_Delay>
 //HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET);  //LCD_E_Pin = 1; 
 //Delay_ms(1); 
 //HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //LCD_E_Pin = 0, DB0~DB7 Validate 
  
} 
 80053f6:	bf00      	nop
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	40010c00 	.word	0x40010c00
 8005404:	40010800 	.word	0x40010800

08005408 <LCD_Write_Data>:

void LCD_Write_Data(uchar dat)  
{ 
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	4603      	mov	r3, r0
 8005410:	71fb      	strb	r3, [r7, #7]
 //while(LCD_Read_State()); 
 HAL_Delay(1);
 8005412:	2001      	movs	r0, #1
 8005414:	f000 fcfa 	bl	8005e0c <HAL_Delay>
 
 HAL_GPIO_WritePin(GPIOB,LCD_RS_Pin, GPIO_PIN_SET); //LCD_RS = 1; 
 8005418:	2201      	movs	r2, #1
 800541a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800541e:	480f      	ldr	r0, [pc, #60]	@ (800545c <LCD_Write_Data+0x54>)
 8005420:	f001 fc5a 	bl	8006cd8 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(GPIOB,LCD_RW_Pin, GPIO_PIN_RESET); // LCD_RW = 0; 
 8005424:	2200      	movs	r2, #0
 8005426:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800542a:	480c      	ldr	r0, [pc, #48]	@ (800545c <LCD_Write_Data+0x54>)
 800542c:	f001 fc54 	bl	8006cd8 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET); //LCD_E_Pin = 1; 
 8005430:	2201      	movs	r2, #1
 8005432:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005436:	4809      	ldr	r0, [pc, #36]	@ (800545c <LCD_Write_Data+0x54>)
 8005438:	f001 fc4e 	bl	8006cd8 <HAL_GPIO_WritePin>
 //Delay_ms(1); 
   
 LCD_PORT = dat;  
 800543c:	4a08      	ldr	r2, [pc, #32]	@ (8005460 <LCD_Write_Data+0x58>)
 800543e:	79fb      	ldrb	r3, [r7, #7]
 8005440:	60d3      	str	r3, [r2, #12]
  
 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //Set LCD_E = 0; 
 8005442:	2200      	movs	r2, #0
 8005444:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005448:	4804      	ldr	r0, [pc, #16]	@ (800545c <LCD_Write_Data+0x54>)
 800544a:	f001 fc45 	bl	8006cd8 <HAL_GPIO_WritePin>
  
 HAL_Delay(1);
 800544e:	2001      	movs	r0, #1
 8005450:	f000 fcdc 	bl	8005e0c <HAL_Delay>
 
} 
 8005454:	bf00      	nop
 8005456:	3708      	adds	r7, #8
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	40010c00 	.word	0x40010c00
 8005460:	40010800 	.word	0x40010800

08005464 <LCD_Set_Position>:
 
 return state; 
} 
 
void LCD_Set_Position(uchar x,uchar y) 
{ 
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	4603      	mov	r3, r0
 800546c:	460a      	mov	r2, r1
 800546e:	71fb      	strb	r3, [r7, #7]
 8005470:	4613      	mov	r3, r2
 8005472:	71bb      	strb	r3, [r7, #6]
 if(y==0)  
 8005474:	79bb      	ldrb	r3, [r7, #6]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <LCD_Set_Position+0x24>
 { 
  LCD_Write_Command(0x80+x); 
 800547a:	79fb      	ldrb	r3, [r7, #7]
 800547c:	3b80      	subs	r3, #128	@ 0x80
 800547e:	b2db      	uxtb	r3, r3
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff ff8f 	bl	80053a4 <LCD_Write_Command>
 { 
  LCD_Write_Command(0xc0+x); 
 } 
 else; 
 
} 
 8005486:	e008      	b.n	800549a <LCD_Set_Position+0x36>
 else if(y==1)  
 8005488:	79bb      	ldrb	r3, [r7, #6]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d105      	bne.n	800549a <LCD_Set_Position+0x36>
  LCD_Write_Command(0xc0+x); 
 800548e:	79fb      	ldrb	r3, [r7, #7]
 8005490:	3b40      	subs	r3, #64	@ 0x40
 8005492:	b2db      	uxtb	r3, r3
 8005494:	4618      	mov	r0, r3
 8005496:	f7ff ff85 	bl	80053a4 <LCD_Write_Command>
} 
 800549a:	bf00      	nop
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <LCD_Display_String>:
{ 
LCD_Set_Position(x,y); 
LCD_Write_Data(Char); 
} 
void LCD_Display_String(uchar x,uchar y,uchar *str) 
{ 
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b084      	sub	sp, #16
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	4603      	mov	r3, r0
 80054aa:	603a      	str	r2, [r7, #0]
 80054ac:	71fb      	strb	r3, [r7, #7]
 80054ae:	460b      	mov	r3, r1
 80054b0:	71bb      	strb	r3, [r7, #6]
int i=0; 
 80054b2:	2300      	movs	r3, #0
 80054b4:	60fb      	str	r3, [r7, #12]
LCD_Set_Position(x,y);  
 80054b6:	79ba      	ldrb	r2, [r7, #6]
 80054b8:	79fb      	ldrb	r3, [r7, #7]
 80054ba:	4611      	mov	r1, r2
 80054bc:	4618      	mov	r0, r3
 80054be:	f7ff ffd1 	bl	8005464 <LCD_Set_Position>
//while(str[i] !='\0')    
while(*str !='\0')   
 80054c2:	e006      	b.n	80054d2 <LCD_Display_String+0x30>
{ 
LCD_Write_Data(*str++); 
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	1c5a      	adds	r2, r3, #1
 80054c8:	603a      	str	r2, [r7, #0]
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7ff ff9b 	bl	8005408 <LCD_Write_Data>
while(*str !='\0')   
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1f4      	bne.n	80054c4 <LCD_Display_String+0x22>
} 
} 
 80054da:	bf00      	nop
 80054dc:	bf00      	nop
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80054ea:	1d3b      	adds	r3, r7, #4
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	605a      	str	r2, [r3, #4]
 80054f2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80054f4:	4b18      	ldr	r3, [pc, #96]	@ (8005558 <MX_ADC1_Init+0x74>)
 80054f6:	4a19      	ldr	r2, [pc, #100]	@ (800555c <MX_ADC1_Init+0x78>)
 80054f8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80054fa:	4b17      	ldr	r3, [pc, #92]	@ (8005558 <MX_ADC1_Init+0x74>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005500:	4b15      	ldr	r3, [pc, #84]	@ (8005558 <MX_ADC1_Init+0x74>)
 8005502:	2201      	movs	r2, #1
 8005504:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005506:	4b14      	ldr	r3, [pc, #80]	@ (8005558 <MX_ADC1_Init+0x74>)
 8005508:	2200      	movs	r2, #0
 800550a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800550c:	4b12      	ldr	r3, [pc, #72]	@ (8005558 <MX_ADC1_Init+0x74>)
 800550e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8005512:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005514:	4b10      	ldr	r3, [pc, #64]	@ (8005558 <MX_ADC1_Init+0x74>)
 8005516:	2200      	movs	r2, #0
 8005518:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800551a:	4b0f      	ldr	r3, [pc, #60]	@ (8005558 <MX_ADC1_Init+0x74>)
 800551c:	2201      	movs	r2, #1
 800551e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005520:	480d      	ldr	r0, [pc, #52]	@ (8005558 <MX_ADC1_Init+0x74>)
 8005522:	f000 fc97 	bl	8005e54 <HAL_ADC_Init>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800552c:	f000 fa43 	bl	80059b6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005530:	2308      	movs	r3, #8
 8005532:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005534:	2301      	movs	r3, #1
 8005536:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8005538:	2305      	movs	r3, #5
 800553a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800553c:	1d3b      	adds	r3, r7, #4
 800553e:	4619      	mov	r1, r3
 8005540:	4805      	ldr	r0, [pc, #20]	@ (8005558 <MX_ADC1_Init+0x74>)
 8005542:	f000 ff1f 	bl	8006384 <HAL_ADC_ConfigChannel>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800554c:	f000 fa33 	bl	80059b6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	20000338 	.word	0x20000338
 800555c:	40012400 	.word	0x40012400

08005560 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b088      	sub	sp, #32
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005568:	f107 0310 	add.w	r3, r7, #16
 800556c:	2200      	movs	r2, #0
 800556e:	601a      	str	r2, [r3, #0]
 8005570:	605a      	str	r2, [r3, #4]
 8005572:	609a      	str	r2, [r3, #8]
 8005574:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a14      	ldr	r2, [pc, #80]	@ (80055cc <HAL_ADC_MspInit+0x6c>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d121      	bne.n	80055c4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005580:	4b13      	ldr	r3, [pc, #76]	@ (80055d0 <HAL_ADC_MspInit+0x70>)
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	4a12      	ldr	r2, [pc, #72]	@ (80055d0 <HAL_ADC_MspInit+0x70>)
 8005586:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800558a:	6193      	str	r3, [r2, #24]
 800558c:	4b10      	ldr	r3, [pc, #64]	@ (80055d0 <HAL_ADC_MspInit+0x70>)
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005594:	60fb      	str	r3, [r7, #12]
 8005596:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005598:	4b0d      	ldr	r3, [pc, #52]	@ (80055d0 <HAL_ADC_MspInit+0x70>)
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	4a0c      	ldr	r2, [pc, #48]	@ (80055d0 <HAL_ADC_MspInit+0x70>)
 800559e:	f043 0308 	orr.w	r3, r3, #8
 80055a2:	6193      	str	r3, [r2, #24]
 80055a4:	4b0a      	ldr	r3, [pc, #40]	@ (80055d0 <HAL_ADC_MspInit+0x70>)
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	60bb      	str	r3, [r7, #8]
 80055ae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80055b0:	2301      	movs	r3, #1
 80055b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055b4:	2303      	movs	r3, #3
 80055b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055b8:	f107 0310 	add.w	r3, r7, #16
 80055bc:	4619      	mov	r1, r3
 80055be:	4805      	ldr	r0, [pc, #20]	@ (80055d4 <HAL_ADC_MspInit+0x74>)
 80055c0:	f001 fa06 	bl	80069d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80055c4:	bf00      	nop
 80055c6:	3720      	adds	r7, #32
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	40012400 	.word	0x40012400
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40010c00 	.word	0x40010c00

080055d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b088      	sub	sp, #32
 80055dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055de:	f107 0310 	add.w	r3, r7, #16
 80055e2:	2200      	movs	r2, #0
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	605a      	str	r2, [r3, #4]
 80055e8:	609a      	str	r2, [r3, #8]
 80055ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055ec:	4b2d      	ldr	r3, [pc, #180]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 80055ee:	699b      	ldr	r3, [r3, #24]
 80055f0:	4a2c      	ldr	r2, [pc, #176]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 80055f2:	f043 0310 	orr.w	r3, r3, #16
 80055f6:	6193      	str	r3, [r2, #24]
 80055f8:	4b2a      	ldr	r3, [pc, #168]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	60fb      	str	r3, [r7, #12]
 8005602:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005604:	4b27      	ldr	r3, [pc, #156]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	4a26      	ldr	r2, [pc, #152]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 800560a:	f043 0320 	orr.w	r3, r3, #32
 800560e:	6193      	str	r3, [r2, #24]
 8005610:	4b24      	ldr	r3, [pc, #144]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	60bb      	str	r3, [r7, #8]
 800561a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800561c:	4b21      	ldr	r3, [pc, #132]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	4a20      	ldr	r2, [pc, #128]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 8005622:	f043 0304 	orr.w	r3, r3, #4
 8005626:	6193      	str	r3, [r2, #24]
 8005628:	4b1e      	ldr	r3, [pc, #120]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005634:	4b1b      	ldr	r3, [pc, #108]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	4a1a      	ldr	r2, [pc, #104]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 800563a:	f043 0308 	orr.w	r3, r3, #8
 800563e:	6193      	str	r3, [r2, #24]
 8005640:	4b18      	ldr	r3, [pc, #96]	@ (80056a4 <MX_GPIO_Init+0xcc>)
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	f003 0308 	and.w	r3, r3, #8
 8005648:	603b      	str	r3, [r7, #0]
 800564a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 800564c:	2200      	movs	r2, #0
 800564e:	21ff      	movs	r1, #255	@ 0xff
 8005650:	4815      	ldr	r0, [pc, #84]	@ (80056a8 <MX_GPIO_Init+0xd0>)
 8005652:	f001 fb41 	bl	8006cd8 <HAL_GPIO_WritePin>
                          |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin|BUZZER_Pin|FAN_Pin, GPIO_PIN_RESET);
 8005656:	2200      	movs	r2, #0
 8005658:	f247 0106 	movw	r1, #28678	@ 0x7006
 800565c:	4813      	ldr	r0, [pc, #76]	@ (80056ac <MX_GPIO_Init+0xd4>)
 800565e:	f001 fb3b 	bl	8006cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_DB0_Pin LCD_DB1_Pin LCD_DB2_Pin LCD_DB3_Pin
                           LCD_DB4_Pin LCD_DB5_Pin LCD_DB6_Pin LCD_DB7_Pin */
  GPIO_InitStruct.Pin = LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 8005662:	23ff      	movs	r3, #255	@ 0xff
 8005664:	613b      	str	r3, [r7, #16]
                          |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005666:	2301      	movs	r3, #1
 8005668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800566a:	2300      	movs	r3, #0
 800566c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800566e:	2301      	movs	r3, #1
 8005670:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005672:	f107 0310 	add.w	r3, r7, #16
 8005676:	4619      	mov	r1, r3
 8005678:	480b      	ldr	r0, [pc, #44]	@ (80056a8 <MX_GPIO_Init+0xd0>)
 800567a:	f001 f9a9 	bl	80069d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin FAN_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin|FAN_Pin|BUZZER_Pin;
 800567e:	f247 0306 	movw	r3, #28678	@ 0x7006
 8005682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005684:	2301      	movs	r3, #1
 8005686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005688:	2300      	movs	r3, #0
 800568a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800568c:	2301      	movs	r3, #1
 800568e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005690:	f107 0310 	add.w	r3, r7, #16
 8005694:	4619      	mov	r1, r3
 8005696:	4805      	ldr	r0, [pc, #20]	@ (80056ac <MX_GPIO_Init+0xd4>)
 8005698:	f001 f99a 	bl	80069d0 <HAL_GPIO_Init>

}
 800569c:	bf00      	nop
 800569e:	3720      	adds	r7, #32
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40021000 	.word	0x40021000
 80056a8:	40010800 	.word	0x40010800
 80056ac:	40010c00 	.word	0x40010c00

080056b0 <Read_Temperature_C>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static float Read_Temperature_C(void)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
  uint32_t sum = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	60fb      	str	r3, [r7, #12]

  for (uint32_t i = 0; i < TEMP_SAMPLES; i++)
 80056ba:	2300      	movs	r3, #0
 80056bc:	60bb      	str	r3, [r7, #8]
 80056be:	e015      	b.n	80056ec <Read_Temperature_C+0x3c>
  {
    HAL_ADC_Start(&hadc1);
 80056c0:	481b      	ldr	r0, [pc, #108]	@ (8005730 <Read_Temperature_C+0x80>)
 80056c2:	f000 fc9f 	bl	8006004 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) != HAL_OK)
 80056c6:	210a      	movs	r1, #10
 80056c8:	4819      	ldr	r0, [pc, #100]	@ (8005730 <Read_Temperature_C+0x80>)
 80056ca:	f000 fd49 	bl	8006160 <HAL_ADC_PollForConversion>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <Read_Temperature_C+0x28>
    {
      return -1000.0f;  // indicate error
 80056d4:	4b17      	ldr	r3, [pc, #92]	@ (8005734 <Read_Temperature_C+0x84>)
 80056d6:	e027      	b.n	8005728 <Read_Temperature_C+0x78>
    }
    sum += HAL_ADC_GetValue(&hadc1);
 80056d8:	4815      	ldr	r0, [pc, #84]	@ (8005730 <Read_Temperature_C+0x80>)
 80056da:	f000 fe47 	bl	800636c <HAL_ADC_GetValue>
 80056de:	4602      	mov	r2, r0
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4413      	add	r3, r2
 80056e4:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < TEMP_SAMPLES; i++)
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	3301      	adds	r3, #1
 80056ea:	60bb      	str	r3, [r7, #8]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2b0f      	cmp	r3, #15
 80056f0:	d9e6      	bls.n	80056c0 <Read_Temperature_C+0x10>
  }

  float adc_avg = (float)sum / TEMP_SAMPLES;
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f7ff fbf4 	bl	8004ee0 <__aeabi_ui2f>
 80056f8:	4603      	mov	r3, r0
 80056fa:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff fcfa 	bl	80050f8 <__aeabi_fdiv>
 8005704:	4603      	mov	r3, r0
 8005706:	607b      	str	r3, [r7, #4]
  float voltage = (adc_avg * 3.3f) / 4095.0f;  // 12-bit ADC max
 8005708:	490b      	ldr	r1, [pc, #44]	@ (8005738 <Read_Temperature_C+0x88>)
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7ff fc40 	bl	8004f90 <__aeabi_fmul>
 8005710:	4603      	mov	r3, r0
 8005712:	490a      	ldr	r1, [pc, #40]	@ (800573c <Read_Temperature_C+0x8c>)
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff fcef 	bl	80050f8 <__aeabi_fdiv>
 800571a:	4603      	mov	r3, r0
 800571c:	603b      	str	r3, [r7, #0]
  return voltage * 100.0f;                     // LM35: 10 mV per C
 800571e:	4908      	ldr	r1, [pc, #32]	@ (8005740 <Read_Temperature_C+0x90>)
 8005720:	6838      	ldr	r0, [r7, #0]
 8005722:	f7ff fc35 	bl	8004f90 <__aeabi_fmul>
 8005726:	4603      	mov	r3, r0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	20000338 	.word	0x20000338
 8005734:	c47a0000 	.word	0xc47a0000
 8005738:	40533333 	.word	0x40533333
 800573c:	457ff000 	.word	0x457ff000
 8005740:	42c80000 	.word	0x42c80000

08005744 <Set_Fan_Duty>:

static void Set_Fan_Duty(uint16_t duty_counts)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	4603      	mov	r3, r0
 800574c:	80fb      	strh	r3, [r7, #6]
  fan_duty_counts = duty_counts;
 800574e:	4a09      	ldr	r2, [pc, #36]	@ (8005774 <Set_Fan_Duty+0x30>)
 8005750:	88fb      	ldrh	r3, [r7, #6]
 8005752:	8013      	strh	r3, [r2, #0]
  HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, (fan_duty_counts > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8005754:	4b07      	ldr	r3, [pc, #28]	@ (8005774 <Set_Fan_Duty+0x30>)
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	bf14      	ite	ne
 800575c:	2301      	movne	r3, #1
 800575e:	2300      	moveq	r3, #0
 8005760:	b2db      	uxtb	r3, r3
 8005762:	461a      	mov	r2, r3
 8005764:	2102      	movs	r1, #2
 8005766:	4804      	ldr	r0, [pc, #16]	@ (8005778 <Set_Fan_Duty+0x34>)
 8005768:	f001 fab6 	bl	8006cd8 <HAL_GPIO_WritePin>
}
 800576c:	bf00      	nop
 800576e:	3708      	adds	r7, #8
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	2000036a 	.word	0x2000036a
 8005778:	40010c00 	.word	0x40010c00

0800577c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b08e      	sub	sp, #56	@ 0x38
 8005780:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005782:	f000 fae1 	bl	8005d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005786:	f000 f8bd 	bl	8005904 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800578a:	f7ff ff25 	bl	80055d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800578e:	f000 fa3f 	bl	8005c10 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8005792:	f7ff fea7 	bl	80054e4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8005796:	484c      	ldr	r0, [pc, #304]	@ (80058c8 <main+0x14c>)
 8005798:	f000 ff88 	bl	80066ac <HAL_ADCEx_Calibration_Start>
  Set_Fan_Duty(0);
 800579c:	2000      	movs	r0, #0
 800579e:	f7ff ffd1 	bl	8005744 <Set_Fan_Duty>

  LCD_init();
 80057a2:	f7ff fddb 	bl	800535c <LCD_init>
  LCD_Clear();
 80057a6:	f7ff fdf5 	bl	8005394 <LCD_Clear>
  LCD_Display_String(0,0,(uchar *)"Temp Fan Ready");
 80057aa:	4a48      	ldr	r2, [pc, #288]	@ (80058cc <main+0x150>)
 80057ac:	2100      	movs	r1, #0
 80057ae:	2000      	movs	r0, #0
 80057b0:	f7ff fe77 	bl	80054a2 <LCD_Display_String>
  LCD_Display_String(0,1,(uchar *)"LM35->PB0 ADC1");
 80057b4:	4a46      	ldr	r2, [pc, #280]	@ (80058d0 <main+0x154>)
 80057b6:	2101      	movs	r1, #1
 80057b8:	2000      	movs	r0, #0
 80057ba:	f7ff fe72 	bl	80054a2 <LCD_Display_String>
    LCD_Display_String(0, 1, (uchar *)"PWM=100% PB1");
    HAL_Delay(200);
    continue;
#endif

    float temp_c = Read_Temperature_C();
 80057be:	f7ff ff77 	bl	80056b0 <Read_Temperature_C>
 80057c2:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (temp_c > -100.0f)  // valid reading
 80057c4:	4943      	ldr	r1, [pc, #268]	@ (80058d4 <main+0x158>)
 80057c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057c8:	f7ff fd9e 	bl	8005308 <__aeabi_fcmpgt>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d076      	beq.n	80058c0 <main+0x144>
    {
      // Map temperature to GPIO on/off: only run at/above threshold
      float duty_ratio = 0.0f;
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (temp_c >= FAN_ON_THRESHOLD_C)
 80057d8:	493f      	ldr	r1, [pc, #252]	@ (80058d8 <main+0x15c>)
 80057da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057dc:	f7ff fd8a 	bl	80052f4 <__aeabi_fcmpge>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <main+0x72>
      {
        duty_ratio = 1.0f;  // full on
 80057e6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80057ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057ec:	e009      	b.n	8005802 <main+0x86>
      }
      else if (temp_c <= (FAN_ON_THRESHOLD_C - TEMP_HYSTERESIS_C))
 80057ee:	493b      	ldr	r1, [pc, #236]	@ (80058dc <main+0x160>)
 80057f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057f2:	f7ff fd75 	bl	80052e0 <__aeabi_fcmple>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d002      	beq.n	8005802 <main+0x86>
      {
        duty_ratio = 0.0f;  // off with hysteresis
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      uint16_t duty_counts = (uint16_t)(duty_ratio * (float)(FAN_PWM_MAX_COUNT));
 8005802:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005804:	f7ff fd8a 	bl	800531c <__aeabi_f2uiz>
 8005808:	4603      	mov	r3, r0
 800580a:	84fb      	strh	r3, [r7, #38]	@ 0x26
      Set_Fan_Duty(duty_counts);
 800580c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800580e:	4618      	mov	r0, r3
 8005810:	f7ff ff98 	bl	8005744 <Set_Fan_Duty>

      if (temp_c >= BUZZER_ON_THRESHOLD_C)
 8005814:	4932      	ldr	r1, [pc, #200]	@ (80058e0 <main+0x164>)
 8005816:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005818:	f7ff fd6c 	bl	80052f4 <__aeabi_fcmpge>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <main+0xae>
      {
        buzzer_on = 1;
 8005822:	4b30      	ldr	r3, [pc, #192]	@ (80058e4 <main+0x168>)
 8005824:	2201      	movs	r2, #1
 8005826:	701a      	strb	r2, [r3, #0]
 8005828:	e009      	b.n	800583e <main+0xc2>
      }
      else if (temp_c <= (BUZZER_ON_THRESHOLD_C - TEMP_HYSTERESIS_C))
 800582a:	492f      	ldr	r1, [pc, #188]	@ (80058e8 <main+0x16c>)
 800582c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800582e:	f7ff fd57 	bl	80052e0 <__aeabi_fcmple>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <main+0xc2>
      {
        buzzer_on = 0;
 8005838:	4b2a      	ldr	r3, [pc, #168]	@ (80058e4 <main+0x168>)
 800583a:	2200      	movs	r2, #0
 800583c:	701a      	strb	r2, [r3, #0]
      }

      HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, buzzer_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800583e:	4b29      	ldr	r3, [pc, #164]	@ (80058e4 <main+0x168>)
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	bf14      	ite	ne
 8005846:	2301      	movne	r3, #1
 8005848:	2300      	moveq	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	2104      	movs	r1, #4
 8005850:	4826      	ldr	r0, [pc, #152]	@ (80058ec <main+0x170>)
 8005852:	f001 fa41 	bl	8006cd8 <HAL_GPIO_WritePin>

      char line1[17];
      char line2[17];
      snprintf(line1, sizeof(line1), "Temp %5.1fC", temp_c);
 8005856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005858:	f7fe ff5c 	bl	8004714 <__aeabi_f2d>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	f107 0014 	add.w	r0, r7, #20
 8005864:	e9cd 2300 	strd	r2, r3, [sp]
 8005868:	4a21      	ldr	r2, [pc, #132]	@ (80058f0 <main+0x174>)
 800586a:	2111      	movs	r1, #17
 800586c:	f7fc fb28 	bl	8001ec0 <sniprintf>
      snprintf(line2, sizeof(line2), "FAN %s  B:%s",
 8005870:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005874:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005876:	f7ff fd3d 	bl	80052f4 <__aeabi_fcmpge>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <main+0x108>
 8005880:	4a1c      	ldr	r2, [pc, #112]	@ (80058f4 <main+0x178>)
 8005882:	e000      	b.n	8005886 <main+0x10a>
 8005884:	4a1c      	ldr	r2, [pc, #112]	@ (80058f8 <main+0x17c>)
               (duty_ratio >= 0.5f) ? "ON " : "OFF",
               buzzer_on ? "ON" : "OFF");
 8005886:	4b17      	ldr	r3, [pc, #92]	@ (80058e4 <main+0x168>)
 8005888:	781b      	ldrb	r3, [r3, #0]
      snprintf(line2, sizeof(line2), "FAN %s  B:%s",
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <main+0x116>
 800588e:	4b1b      	ldr	r3, [pc, #108]	@ (80058fc <main+0x180>)
 8005890:	e000      	b.n	8005894 <main+0x118>
 8005892:	4b19      	ldr	r3, [pc, #100]	@ (80058f8 <main+0x17c>)
 8005894:	4638      	mov	r0, r7
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	4613      	mov	r3, r2
 800589a:	4a19      	ldr	r2, [pc, #100]	@ (8005900 <main+0x184>)
 800589c:	2111      	movs	r1, #17
 800589e:	f7fc fb0f 	bl	8001ec0 <sniprintf>

      LCD_Clear();
 80058a2:	f7ff fd77 	bl	8005394 <LCD_Clear>
      LCD_Display_String(0, 0, (uchar *)line1);
 80058a6:	f107 0314 	add.w	r3, r7, #20
 80058aa:	461a      	mov	r2, r3
 80058ac:	2100      	movs	r1, #0
 80058ae:	2000      	movs	r0, #0
 80058b0:	f7ff fdf7 	bl	80054a2 <LCD_Display_String>
      LCD_Display_String(0, 1, (uchar *)line2);
 80058b4:	463b      	mov	r3, r7
 80058b6:	461a      	mov	r2, r3
 80058b8:	2101      	movs	r1, #1
 80058ba:	2000      	movs	r0, #0
 80058bc:	f7ff fdf1 	bl	80054a2 <LCD_Display_String>
    }

    HAL_Delay(200);
 80058c0:	20c8      	movs	r0, #200	@ 0xc8
 80058c2:	f000 faa3 	bl	8005e0c <HAL_Delay>
  {
 80058c6:	e77a      	b.n	80057be <main+0x42>
 80058c8:	20000338 	.word	0x20000338
 80058cc:	080079d8 	.word	0x080079d8
 80058d0:	080079e8 	.word	0x080079e8
 80058d4:	c2c80000 	.word	0xc2c80000
 80058d8:	41f00000 	.word	0x41f00000
 80058dc:	41e80000 	.word	0x41e80000
 80058e0:	420c0000 	.word	0x420c0000
 80058e4:	20000368 	.word	0x20000368
 80058e8:	42080000 	.word	0x42080000
 80058ec:	40010c00 	.word	0x40010c00
 80058f0:	080079f8 	.word	0x080079f8
 80058f4:	08007a04 	.word	0x08007a04
 80058f8:	08007a08 	.word	0x08007a08
 80058fc:	08007a0c 	.word	0x08007a0c
 8005900:	08007a10 	.word	0x08007a10

08005904 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b094      	sub	sp, #80	@ 0x50
 8005908:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800590a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800590e:	2228      	movs	r2, #40	@ 0x28
 8005910:	2100      	movs	r1, #0
 8005912:	4618      	mov	r0, r3
 8005914:	f7fa fc6e 	bl	80001f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005918:	f107 0314 	add.w	r3, r7, #20
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	605a      	str	r2, [r3, #4]
 8005922:	609a      	str	r2, [r3, #8]
 8005924:	60da      	str	r2, [r3, #12]
 8005926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005928:	1d3b      	adds	r3, r7, #4
 800592a:	2200      	movs	r2, #0
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	605a      	str	r2, [r3, #4]
 8005930:	609a      	str	r2, [r3, #8]
 8005932:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005934:	2301      	movs	r3, #1
 8005936:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005938:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800593c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800593e:	2300      	movs	r3, #0
 8005940:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005942:	2301      	movs	r3, #1
 8005944:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005946:	2302      	movs	r3, #2
 8005948:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800594a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800594e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8005950:	2300      	movs	r3, #0
 8005952:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005954:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005958:	4618      	mov	r0, r3
 800595a:	f001 f9d5 	bl	8006d08 <HAL_RCC_OscConfig>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8005964:	f000 f827 	bl	80059b6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005968:	230f      	movs	r3, #15
 800596a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800596c:	2302      	movs	r3, #2
 800596e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005970:	2300      	movs	r3, #0
 8005972:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005974:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005978:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800597a:	2300      	movs	r3, #0
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800597e:	f107 0314 	add.w	r3, r7, #20
 8005982:	2100      	movs	r1, #0
 8005984:	4618      	mov	r0, r3
 8005986:	f001 fc41 	bl	800720c <HAL_RCC_ClockConfig>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d001      	beq.n	8005994 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005990:	f000 f811 	bl	80059b6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005994:	2302      	movs	r3, #2
 8005996:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800599c:	1d3b      	adds	r3, r7, #4
 800599e:	4618      	mov	r0, r3
 80059a0:	f001 fdc2 	bl	8007528 <HAL_RCCEx_PeriphCLKConfig>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80059aa:	f000 f804 	bl	80059b6 <Error_Handler>
  }
}
 80059ae:	bf00      	nop
 80059b0:	3750      	adds	r7, #80	@ 0x50
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80059b6:	b480      	push	{r7}
 80059b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80059ba:	b672      	cpsid	i
}
 80059bc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80059be:	bf00      	nop
 80059c0:	e7fd      	b.n	80059be <Error_Handler+0x8>
	...

080059c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80059ca:	4b15      	ldr	r3, [pc, #84]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	4a14      	ldr	r2, [pc, #80]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059d0:	f043 0301 	orr.w	r3, r3, #1
 80059d4:	6193      	str	r3, [r2, #24]
 80059d6:	4b12      	ldr	r3, [pc, #72]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	60bb      	str	r3, [r7, #8]
 80059e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	4a0e      	ldr	r2, [pc, #56]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059ec:	61d3      	str	r3, [r2, #28]
 80059ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059f6:	607b      	str	r3, [r7, #4]
 80059f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80059fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005a24 <HAL_MspInit+0x60>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	4a04      	ldr	r2, [pc, #16]	@ (8005a24 <HAL_MspInit+0x60>)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a16:	bf00      	nop
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bc80      	pop	{r7}
 8005a1e:	4770      	bx	lr
 8005a20:	40021000 	.word	0x40021000
 8005a24:	40010000 	.word	0x40010000

08005a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005a2c:	bf00      	nop
 8005a2e:	e7fd      	b.n	8005a2c <NMI_Handler+0x4>

08005a30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005a30:	b480      	push	{r7}
 8005a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005a34:	bf00      	nop
 8005a36:	e7fd      	b.n	8005a34 <HardFault_Handler+0x4>

08005a38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005a3c:	bf00      	nop
 8005a3e:	e7fd      	b.n	8005a3c <MemManage_Handler+0x4>

08005a40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a44:	bf00      	nop
 8005a46:	e7fd      	b.n	8005a44 <BusFault_Handler+0x4>

08005a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a4c:	bf00      	nop
 8005a4e:	e7fd      	b.n	8005a4c <UsageFault_Handler+0x4>

08005a50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005a50:	b480      	push	{r7}
 8005a52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005a54:	bf00      	nop
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bc80      	pop	{r7}
 8005a5a:	4770      	bx	lr

08005a5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005a6c:	bf00      	nop
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bc80      	pop	{r7}
 8005a72:	4770      	bx	lr

08005a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005a78:	f000 f9ac 	bl	8005dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005a7c:	bf00      	nop
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005a80:	b480      	push	{r7}
 8005a82:	af00      	add	r7, sp, #0
  return 1;
 8005a84:	2301      	movs	r3, #1
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr

08005a8e <_kill>:

int _kill(int pid, int sig)
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b082      	sub	sp, #8
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
 8005a96:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005a98:	f7fa fb7e 	bl	8000198 <__errno>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2216      	movs	r2, #22
 8005aa0:	601a      	str	r2, [r3, #0]
  return -1;
 8005aa2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <_exit>:

void _exit (int status)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b082      	sub	sp, #8
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005ab6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7ff ffe7 	bl	8005a8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8005ac0:	bf00      	nop
 8005ac2:	e7fd      	b.n	8005ac0 <_exit+0x12>

08005ac4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	617b      	str	r3, [r7, #20]
 8005ad4:	e00a      	b.n	8005aec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005ad6:	f3af 8000 	nop.w
 8005ada:	4601      	mov	r1, r0
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	60ba      	str	r2, [r7, #8]
 8005ae2:	b2ca      	uxtb	r2, r1
 8005ae4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	617b      	str	r3, [r7, #20]
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	dbf0      	blt.n	8005ad6 <_read+0x12>
  }

  return len;
 8005af4:	687b      	ldr	r3, [r7, #4]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3718      	adds	r7, #24
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b086      	sub	sp, #24
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	60f8      	str	r0, [r7, #12]
 8005b06:	60b9      	str	r1, [r7, #8]
 8005b08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]
 8005b0e:	e009      	b.n	8005b24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	1c5a      	adds	r2, r3, #1
 8005b14:	60ba      	str	r2, [r7, #8]
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	3301      	adds	r3, #1
 8005b22:	617b      	str	r3, [r7, #20]
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	dbf1      	blt.n	8005b10 <_write+0x12>
  }
  return len;
 8005b2c:	687b      	ldr	r3, [r7, #4]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3718      	adds	r7, #24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <_close>:

int _close(int file)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b083      	sub	sp, #12
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005b3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	370c      	adds	r7, #12
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bc80      	pop	{r7}
 8005b4a:	4770      	bx	lr

08005b4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b5c:	605a      	str	r2, [r3, #4]
  return 0;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bc80      	pop	{r7}
 8005b68:	4770      	bx	lr

08005b6a <_isatty>:

int _isatty(int file)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b083      	sub	sp, #12
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005b72:	2301      	movs	r3, #1
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b085      	sub	sp, #20
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	60f8      	str	r0, [r7, #12]
 8005b86:	60b9      	str	r1, [r7, #8]
 8005b88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3714      	adds	r7, #20
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bc80      	pop	{r7}
 8005b94:	4770      	bx	lr
	...

08005b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ba0:	4a14      	ldr	r2, [pc, #80]	@ (8005bf4 <_sbrk+0x5c>)
 8005ba2:	4b15      	ldr	r3, [pc, #84]	@ (8005bf8 <_sbrk+0x60>)
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005bac:	4b13      	ldr	r3, [pc, #76]	@ (8005bfc <_sbrk+0x64>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d102      	bne.n	8005bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005bb4:	4b11      	ldr	r3, [pc, #68]	@ (8005bfc <_sbrk+0x64>)
 8005bb6:	4a12      	ldr	r2, [pc, #72]	@ (8005c00 <_sbrk+0x68>)
 8005bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005bba:	4b10      	ldr	r3, [pc, #64]	@ (8005bfc <_sbrk+0x64>)
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d207      	bcs.n	8005bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005bc8:	f7fa fae6 	bl	8000198 <__errno>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	220c      	movs	r2, #12
 8005bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005bd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005bd6:	e009      	b.n	8005bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005bd8:	4b08      	ldr	r3, [pc, #32]	@ (8005bfc <_sbrk+0x64>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005bde:	4b07      	ldr	r3, [pc, #28]	@ (8005bfc <_sbrk+0x64>)
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4413      	add	r3, r2
 8005be6:	4a05      	ldr	r2, [pc, #20]	@ (8005bfc <_sbrk+0x64>)
 8005be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005bea:	68fb      	ldr	r3, [r7, #12]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20005000 	.word	0x20005000
 8005bf8:	00000400 	.word	0x00000400
 8005bfc:	2000036c 	.word	0x2000036c
 8005c00:	200003c0 	.word	0x200003c0

08005c04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005c08:	bf00      	nop
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr

08005c10 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005c14:	4b11      	ldr	r3, [pc, #68]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c16:	4a12      	ldr	r2, [pc, #72]	@ (8005c60 <MX_USART1_UART_Init+0x50>)
 8005c18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005c1a:	4b10      	ldr	r3, [pc, #64]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005c20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c22:	4b0e      	ldr	r3, [pc, #56]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005c28:	4b0c      	ldr	r3, [pc, #48]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005c34:	4b09      	ldr	r3, [pc, #36]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c36:	220c      	movs	r2, #12
 8005c38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c3a:	4b08      	ldr	r3, [pc, #32]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c40:	4b06      	ldr	r3, [pc, #24]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005c46:	4805      	ldr	r0, [pc, #20]	@ (8005c5c <MX_USART1_UART_Init+0x4c>)
 8005c48:	f001 fdda 	bl	8007800 <HAL_UART_Init>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005c52:	f7ff feb0 	bl	80059b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005c56:	bf00      	nop
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000370 	.word	0x20000370
 8005c60:	40013800 	.word	0x40013800

08005c64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b088      	sub	sp, #32
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c6c:	f107 0310 	add.w	r3, r7, #16
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	605a      	str	r2, [r3, #4]
 8005c76:	609a      	str	r2, [r3, #8]
 8005c78:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8005cf0 <HAL_UART_MspInit+0x8c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d131      	bne.n	8005ce8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005c84:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf4 <HAL_UART_MspInit+0x90>)
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	4a1a      	ldr	r2, [pc, #104]	@ (8005cf4 <HAL_UART_MspInit+0x90>)
 8005c8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c8e:	6193      	str	r3, [r2, #24]
 8005c90:	4b18      	ldr	r3, [pc, #96]	@ (8005cf4 <HAL_UART_MspInit+0x90>)
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c98:	60fb      	str	r3, [r7, #12]
 8005c9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c9c:	4b15      	ldr	r3, [pc, #84]	@ (8005cf4 <HAL_UART_MspInit+0x90>)
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	4a14      	ldr	r2, [pc, #80]	@ (8005cf4 <HAL_UART_MspInit+0x90>)
 8005ca2:	f043 0304 	orr.w	r3, r3, #4
 8005ca6:	6193      	str	r3, [r2, #24]
 8005ca8:	4b12      	ldr	r3, [pc, #72]	@ (8005cf4 <HAL_UART_MspInit+0x90>)
 8005caa:	699b      	ldr	r3, [r3, #24]
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	60bb      	str	r3, [r7, #8]
 8005cb2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005cb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005cb8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cba:	2302      	movs	r3, #2
 8005cbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cc2:	f107 0310 	add.w	r3, r7, #16
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	480b      	ldr	r0, [pc, #44]	@ (8005cf8 <HAL_UART_MspInit+0x94>)
 8005cca:	f000 fe81 	bl	80069d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005cce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cdc:	f107 0310 	add.w	r3, r7, #16
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	4805      	ldr	r0, [pc, #20]	@ (8005cf8 <HAL_UART_MspInit+0x94>)
 8005ce4:	f000 fe74 	bl	80069d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005ce8:	bf00      	nop
 8005cea:	3720      	adds	r7, #32
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40013800 	.word	0x40013800
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	40010800 	.word	0x40010800

08005cfc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005cfc:	f7ff ff82 	bl	8005c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d00:	480b      	ldr	r0, [pc, #44]	@ (8005d30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8005d02:	490c      	ldr	r1, [pc, #48]	@ (8005d34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005d04:	4a0c      	ldr	r2, [pc, #48]	@ (8005d38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d08:	e002      	b.n	8005d10 <LoopCopyDataInit>

08005d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d0e:	3304      	adds	r3, #4

08005d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005d14:	d3f9      	bcc.n	8005d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005d16:	4a09      	ldr	r2, [pc, #36]	@ (8005d3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005d18:	4c09      	ldr	r4, [pc, #36]	@ (8005d40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005d1c:	e001      	b.n	8005d22 <LoopFillZerobss>

08005d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005d20:	3204      	adds	r2, #4

08005d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005d24:	d3fb      	bcc.n	8005d1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005d26:	f7fa fa3d 	bl	80001a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005d2a:	f7ff fd27 	bl	800577c <main>
  bx lr
 8005d2e:	4770      	bx	lr
  ldr r0, =_sdata
 8005d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d34:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8005d38:	08007dd4 	.word	0x08007dd4
  ldr r2, =_sbss
 8005d3c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8005d40:	200003bc 	.word	0x200003bc

08005d44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005d44:	e7fe      	b.n	8005d44 <ADC1_2_IRQHandler>
	...

08005d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d4c:	4b08      	ldr	r3, [pc, #32]	@ (8005d70 <HAL_Init+0x28>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a07      	ldr	r2, [pc, #28]	@ (8005d70 <HAL_Init+0x28>)
 8005d52:	f043 0310 	orr.w	r3, r3, #16
 8005d56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d58:	2003      	movs	r0, #3
 8005d5a:	f000 fe05 	bl	8006968 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d5e:	200f      	movs	r0, #15
 8005d60:	f000 f808 	bl	8005d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d64:	f7ff fe2e 	bl	80059c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	40022000 	.word	0x40022000

08005d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d7c:	4b12      	ldr	r3, [pc, #72]	@ (8005dc8 <HAL_InitTick+0x54>)
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	4b12      	ldr	r3, [pc, #72]	@ (8005dcc <HAL_InitTick+0x58>)
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	4619      	mov	r1, r3
 8005d86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d92:	4618      	mov	r0, r3
 8005d94:	f000 fe0f 	bl	80069b6 <HAL_SYSTICK_Config>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e00e      	b.n	8005dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b0f      	cmp	r3, #15
 8005da6:	d80a      	bhi.n	8005dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005da8:	2200      	movs	r2, #0
 8005daa:	6879      	ldr	r1, [r7, #4]
 8005dac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005db0:	f000 fde5 	bl	800697e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005db4:	4a06      	ldr	r2, [pc, #24]	@ (8005dd0 <HAL_InitTick+0x5c>)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e000      	b.n	8005dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	200001c8 	.word	0x200001c8
 8005dcc:	200001d0 	.word	0x200001d0
 8005dd0:	200001cc 	.word	0x200001cc

08005dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005dd8:	4b05      	ldr	r3, [pc, #20]	@ (8005df0 <HAL_IncTick+0x1c>)
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	461a      	mov	r2, r3
 8005dde:	4b05      	ldr	r3, [pc, #20]	@ (8005df4 <HAL_IncTick+0x20>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4413      	add	r3, r2
 8005de4:	4a03      	ldr	r2, [pc, #12]	@ (8005df4 <HAL_IncTick+0x20>)
 8005de6:	6013      	str	r3, [r2, #0]
}
 8005de8:	bf00      	nop
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bc80      	pop	{r7}
 8005dee:	4770      	bx	lr
 8005df0:	200001d0 	.word	0x200001d0
 8005df4:	200003b8 	.word	0x200003b8

08005df8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8005dfc:	4b02      	ldr	r3, [pc, #8]	@ (8005e08 <HAL_GetTick+0x10>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr
 8005e08:	200003b8 	.word	0x200003b8

08005e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e14:	f7ff fff0 	bl	8005df8 <HAL_GetTick>
 8005e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e24:	d005      	beq.n	8005e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e26:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <HAL_Delay+0x44>)
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4413      	add	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005e32:	bf00      	nop
 8005e34:	f7ff ffe0 	bl	8005df8 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d8f7      	bhi.n	8005e34 <HAL_Delay+0x28>
  {
  }
}
 8005e44:	bf00      	nop
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	200001d0 	.word	0x200001d0

08005e54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e0be      	b.n	8005ff4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d109      	bne.n	8005e98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7ff fb64 	bl	8005560 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 fbc5 	bl	8006628 <ADC_ConversionStop_Disable>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea6:	f003 0310 	and.w	r3, r3, #16
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f040 8099 	bne.w	8005fe2 <HAL_ADC_Init+0x18e>
 8005eb0:	7dfb      	ldrb	r3, [r7, #23]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f040 8095 	bne.w	8005fe2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005ec0:	f023 0302 	bic.w	r3, r3, #2
 8005ec4:	f043 0202 	orr.w	r2, r3, #2
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005ed4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	7b1b      	ldrb	r3, [r3, #12]
 8005eda:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005edc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eec:	d003      	beq.n	8005ef6 <HAL_ADC_Init+0xa2>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d102      	bne.n	8005efc <HAL_ADC_Init+0xa8>
 8005ef6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005efa:	e000      	b.n	8005efe <HAL_ADC_Init+0xaa>
 8005efc:	2300      	movs	r3, #0
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	7d1b      	ldrb	r3, [r3, #20]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d119      	bne.n	8005f40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	7b1b      	ldrb	r3, [r3, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d109      	bne.n	8005f28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	035a      	lsls	r2, r3, #13
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005f24:	613b      	str	r3, [r7, #16]
 8005f26:	e00b      	b.n	8005f40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2c:	f043 0220 	orr.w	r2, r3, #32
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f38:	f043 0201 	orr.w	r2, r3, #1
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	430a      	orrs	r2, r1
 8005f52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	4b28      	ldr	r3, [pc, #160]	@ (8005ffc <HAL_ADC_Init+0x1a8>)
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	6812      	ldr	r2, [r2, #0]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	430b      	orrs	r3, r1
 8005f66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f70:	d003      	beq.n	8005f7a <HAL_ADC_Init+0x126>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d104      	bne.n	8005f84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	051b      	lsls	r3, r3, #20
 8005f82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	430a      	orrs	r2, r1
 8005f96:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	4b18      	ldr	r3, [pc, #96]	@ (8006000 <HAL_ADC_Init+0x1ac>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d10b      	bne.n	8005fc0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb2:	f023 0303 	bic.w	r3, r3, #3
 8005fb6:	f043 0201 	orr.w	r2, r3, #1
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005fbe:	e018      	b.n	8005ff2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc4:	f023 0312 	bic.w	r3, r3, #18
 8005fc8:	f043 0210 	orr.w	r2, r3, #16
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd4:	f043 0201 	orr.w	r2, r3, #1
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005fe0:	e007      	b.n	8005ff2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe6:	f043 0210 	orr.w	r2, r3, #16
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	ffe1f7fd 	.word	0xffe1f7fd
 8006000:	ff1f0efe 	.word	0xff1f0efe

08006004 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800600c:	2300      	movs	r3, #0
 800600e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006016:	2b01      	cmp	r3, #1
 8006018:	d101      	bne.n	800601e <HAL_ADC_Start+0x1a>
 800601a:	2302      	movs	r3, #2
 800601c:	e098      	b.n	8006150 <HAL_ADC_Start+0x14c>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 faa4 	bl	8006574 <ADC_Enable>
 800602c:	4603      	mov	r3, r0
 800602e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8006030:	7bfb      	ldrb	r3, [r7, #15]
 8006032:	2b00      	cmp	r3, #0
 8006034:	f040 8087 	bne.w	8006146 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006040:	f023 0301 	bic.w	r3, r3, #1
 8006044:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a41      	ldr	r2, [pc, #260]	@ (8006158 <HAL_ADC_Start+0x154>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d105      	bne.n	8006062 <HAL_ADC_Start+0x5e>
 8006056:	4b41      	ldr	r3, [pc, #260]	@ (800615c <HAL_ADC_Start+0x158>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d115      	bne.n	800608e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006066:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006078:	2b00      	cmp	r3, #0
 800607a:	d026      	beq.n	80060ca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006080:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006084:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800608c:	e01d      	b.n	80060ca <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006092:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a2f      	ldr	r2, [pc, #188]	@ (800615c <HAL_ADC_Start+0x158>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d004      	beq.n	80060ae <HAL_ADC_Start+0xaa>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a2b      	ldr	r2, [pc, #172]	@ (8006158 <HAL_ADC_Start+0x154>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d10d      	bne.n	80060ca <HAL_ADC_Start+0xc6>
 80060ae:	4b2b      	ldr	r3, [pc, #172]	@ (800615c <HAL_ADC_Start+0x158>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d007      	beq.n	80060ca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80060c2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d006      	beq.n	80060e4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060da:	f023 0206 	bic.w	r2, r3, #6
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80060e2:	e002      	b.n	80060ea <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f06f 0202 	mvn.w	r2, #2
 80060fa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006106:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800610a:	d113      	bne.n	8006134 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006110:	4a11      	ldr	r2, [pc, #68]	@ (8006158 <HAL_ADC_Start+0x154>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d105      	bne.n	8006122 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006116:	4b11      	ldr	r3, [pc, #68]	@ (800615c <HAL_ADC_Start+0x158>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800611e:	2b00      	cmp	r3, #0
 8006120:	d108      	bne.n	8006134 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	689a      	ldr	r2, [r3, #8]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8006130:	609a      	str	r2, [r3, #8]
 8006132:	e00c      	b.n	800614e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689a      	ldr	r2, [r3, #8]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006142:	609a      	str	r2, [r3, #8]
 8006144:	e003      	b.n	800614e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800614e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006150:	4618      	mov	r0, r3
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	40012800 	.word	0x40012800
 800615c:	40012400 	.word	0x40012400

08006160 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006160:	b590      	push	{r4, r7, lr}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800616e:	2300      	movs	r3, #0
 8006170:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8006176:	f7ff fe3f 	bl	8005df8 <HAL_GetTick>
 800617a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00b      	beq.n	80061a2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618e:	f043 0220 	orr.w	r2, r3, #32
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e0d3      	b.n	800634a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d131      	bne.n	8006214 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d12a      	bne.n	8006214 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80061be:	e021      	b.n	8006204 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061c6:	d01d      	beq.n	8006204 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d007      	beq.n	80061de <HAL_ADC_PollForConversion+0x7e>
 80061ce:	f7ff fe13 	bl	8005df8 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d212      	bcs.n	8006204 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0302 	and.w	r3, r3, #2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10b      	bne.n	8006204 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f0:	f043 0204 	orr.w	r2, r3, #4
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e0a2      	b.n	800634a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0302 	and.w	r3, r3, #2
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0d6      	beq.n	80061c0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006212:	e070      	b.n	80062f6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8006214:	4b4f      	ldr	r3, [pc, #316]	@ (8006354 <HAL_ADC_PollForConversion+0x1f4>)
 8006216:	681c      	ldr	r4, [r3, #0]
 8006218:	2002      	movs	r0, #2
 800621a:	f001 fa3b 	bl	8007694 <HAL_RCCEx_GetPeriphCLKFreq>
 800621e:	4603      	mov	r3, r0
 8006220:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6919      	ldr	r1, [r3, #16]
 800622a:	4b4b      	ldr	r3, [pc, #300]	@ (8006358 <HAL_ADC_PollForConversion+0x1f8>)
 800622c:	400b      	ands	r3, r1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d118      	bne.n	8006264 <HAL_ADC_PollForConversion+0x104>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68d9      	ldr	r1, [r3, #12]
 8006238:	4b48      	ldr	r3, [pc, #288]	@ (800635c <HAL_ADC_PollForConversion+0x1fc>)
 800623a:	400b      	ands	r3, r1
 800623c:	2b00      	cmp	r3, #0
 800623e:	d111      	bne.n	8006264 <HAL_ADC_PollForConversion+0x104>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6919      	ldr	r1, [r3, #16]
 8006246:	4b46      	ldr	r3, [pc, #280]	@ (8006360 <HAL_ADC_PollForConversion+0x200>)
 8006248:	400b      	ands	r3, r1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d108      	bne.n	8006260 <HAL_ADC_PollForConversion+0x100>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68d9      	ldr	r1, [r3, #12]
 8006254:	4b43      	ldr	r3, [pc, #268]	@ (8006364 <HAL_ADC_PollForConversion+0x204>)
 8006256:	400b      	ands	r3, r1
 8006258:	2b00      	cmp	r3, #0
 800625a:	d101      	bne.n	8006260 <HAL_ADC_PollForConversion+0x100>
 800625c:	2314      	movs	r3, #20
 800625e:	e020      	b.n	80062a2 <HAL_ADC_PollForConversion+0x142>
 8006260:	2329      	movs	r3, #41	@ 0x29
 8006262:	e01e      	b.n	80062a2 <HAL_ADC_PollForConversion+0x142>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6919      	ldr	r1, [r3, #16]
 800626a:	4b3d      	ldr	r3, [pc, #244]	@ (8006360 <HAL_ADC_PollForConversion+0x200>)
 800626c:	400b      	ands	r3, r1
 800626e:	2b00      	cmp	r3, #0
 8006270:	d106      	bne.n	8006280 <HAL_ADC_PollForConversion+0x120>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68d9      	ldr	r1, [r3, #12]
 8006278:	4b3a      	ldr	r3, [pc, #232]	@ (8006364 <HAL_ADC_PollForConversion+0x204>)
 800627a:	400b      	ands	r3, r1
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00d      	beq.n	800629c <HAL_ADC_PollForConversion+0x13c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6919      	ldr	r1, [r3, #16]
 8006286:	4b38      	ldr	r3, [pc, #224]	@ (8006368 <HAL_ADC_PollForConversion+0x208>)
 8006288:	400b      	ands	r3, r1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d108      	bne.n	80062a0 <HAL_ADC_PollForConversion+0x140>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68d9      	ldr	r1, [r3, #12]
 8006294:	4b34      	ldr	r3, [pc, #208]	@ (8006368 <HAL_ADC_PollForConversion+0x208>)
 8006296:	400b      	ands	r3, r1
 8006298:	2b00      	cmp	r3, #0
 800629a:	d101      	bne.n	80062a0 <HAL_ADC_PollForConversion+0x140>
 800629c:	2354      	movs	r3, #84	@ 0x54
 800629e:	e000      	b.n	80062a2 <HAL_ADC_PollForConversion+0x142>
 80062a0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80062a2:	fb02 f303 	mul.w	r3, r2, r3
 80062a6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80062a8:	e021      	b.n	80062ee <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062b0:	d01a      	beq.n	80062e8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d007      	beq.n	80062c8 <HAL_ADC_PollForConversion+0x168>
 80062b8:	f7ff fd9e 	bl	8005df8 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d20f      	bcs.n	80062e8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	693a      	ldr	r2, [r7, #16]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d90b      	bls.n	80062e8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d4:	f043 0204 	orr.w	r2, r3, #4
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e030      	b.n	800634a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	3301      	adds	r3, #1
 80062ec:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d8d9      	bhi.n	80062aa <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f06f 0212 	mvn.w	r2, #18
 80062fe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006304:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006316:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800631a:	d115      	bne.n	8006348 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006320:	2b00      	cmp	r3, #0
 8006322:	d111      	bne.n	8006348 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006328:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006334:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d105      	bne.n	8006348 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006340:	f043 0201 	orr.w	r2, r3, #1
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	bd90      	pop	{r4, r7, pc}
 8006352:	bf00      	nop
 8006354:	200001c8 	.word	0x200001c8
 8006358:	24924924 	.word	0x24924924
 800635c:	00924924 	.word	0x00924924
 8006360:	12492492 	.word	0x12492492
 8006364:	00492492 	.word	0x00492492
 8006368:	00249249 	.word	0x00249249

0800636c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800637a:	4618      	mov	r0, r3
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr

08006384 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006392:	2300      	movs	r3, #0
 8006394:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800639c:	2b01      	cmp	r3, #1
 800639e:	d101      	bne.n	80063a4 <HAL_ADC_ConfigChannel+0x20>
 80063a0:	2302      	movs	r3, #2
 80063a2:	e0dc      	b.n	800655e <HAL_ADC_ConfigChannel+0x1da>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	2b06      	cmp	r3, #6
 80063b2:	d81c      	bhi.n	80063ee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	4613      	mov	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4413      	add	r3, r2
 80063c4:	3b05      	subs	r3, #5
 80063c6:	221f      	movs	r2, #31
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	43db      	mvns	r3, r3
 80063ce:	4019      	ands	r1, r3
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	4613      	mov	r3, r2
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	4413      	add	r3, r2
 80063de:	3b05      	subs	r3, #5
 80063e0:	fa00 f203 	lsl.w	r2, r0, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	430a      	orrs	r2, r1
 80063ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80063ec:	e03c      	b.n	8006468 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	2b0c      	cmp	r3, #12
 80063f4:	d81c      	bhi.n	8006430 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	4613      	mov	r3, r2
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	3b23      	subs	r3, #35	@ 0x23
 8006408:	221f      	movs	r2, #31
 800640a:	fa02 f303 	lsl.w	r3, r2, r3
 800640e:	43db      	mvns	r3, r3
 8006410:	4019      	ands	r1, r3
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	6818      	ldr	r0, [r3, #0]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	3b23      	subs	r3, #35	@ 0x23
 8006422:	fa00 f203 	lsl.w	r2, r0, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	430a      	orrs	r2, r1
 800642c:	631a      	str	r2, [r3, #48]	@ 0x30
 800642e:	e01b      	b.n	8006468 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	4613      	mov	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	4413      	add	r3, r2
 8006440:	3b41      	subs	r3, #65	@ 0x41
 8006442:	221f      	movs	r2, #31
 8006444:	fa02 f303 	lsl.w	r3, r2, r3
 8006448:	43db      	mvns	r3, r3
 800644a:	4019      	ands	r1, r3
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	6818      	ldr	r0, [r3, #0]
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	4613      	mov	r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	4413      	add	r3, r2
 800645a:	3b41      	subs	r3, #65	@ 0x41
 800645c:	fa00 f203 	lsl.w	r2, r0, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	430a      	orrs	r2, r1
 8006466:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b09      	cmp	r3, #9
 800646e:	d91c      	bls.n	80064aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68d9      	ldr	r1, [r3, #12]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	4613      	mov	r3, r2
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	4413      	add	r3, r2
 8006480:	3b1e      	subs	r3, #30
 8006482:	2207      	movs	r2, #7
 8006484:	fa02 f303 	lsl.w	r3, r2, r3
 8006488:	43db      	mvns	r3, r3
 800648a:	4019      	ands	r1, r3
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	6898      	ldr	r0, [r3, #8]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	4613      	mov	r3, r2
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	4413      	add	r3, r2
 800649a:	3b1e      	subs	r3, #30
 800649c:	fa00 f203 	lsl.w	r2, r0, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	430a      	orrs	r2, r1
 80064a6:	60da      	str	r2, [r3, #12]
 80064a8:	e019      	b.n	80064de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6919      	ldr	r1, [r3, #16]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	4613      	mov	r3, r2
 80064b6:	005b      	lsls	r3, r3, #1
 80064b8:	4413      	add	r3, r2
 80064ba:	2207      	movs	r2, #7
 80064bc:	fa02 f303 	lsl.w	r3, r2, r3
 80064c0:	43db      	mvns	r3, r3
 80064c2:	4019      	ands	r1, r3
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	6898      	ldr	r0, [r3, #8]
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	4613      	mov	r3, r2
 80064ce:	005b      	lsls	r3, r3, #1
 80064d0:	4413      	add	r3, r2
 80064d2:	fa00 f203 	lsl.w	r2, r0, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b10      	cmp	r3, #16
 80064e4:	d003      	beq.n	80064ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80064ea:	2b11      	cmp	r3, #17
 80064ec:	d132      	bne.n	8006554 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006568 <HAL_ADC_ConfigChannel+0x1e4>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d125      	bne.n	8006544 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006502:	2b00      	cmp	r3, #0
 8006504:	d126      	bne.n	8006554 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006514:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2b10      	cmp	r3, #16
 800651c:	d11a      	bne.n	8006554 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800651e:	4b13      	ldr	r3, [pc, #76]	@ (800656c <HAL_ADC_ConfigChannel+0x1e8>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a13      	ldr	r2, [pc, #76]	@ (8006570 <HAL_ADC_ConfigChannel+0x1ec>)
 8006524:	fba2 2303 	umull	r2, r3, r2, r3
 8006528:	0c9a      	lsrs	r2, r3, #18
 800652a:	4613      	mov	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	4413      	add	r3, r2
 8006530:	005b      	lsls	r3, r3, #1
 8006532:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006534:	e002      	b.n	800653c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	3b01      	subs	r3, #1
 800653a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1f9      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x1b2>
 8006542:	e007      	b.n	8006554 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006548:	f043 0220 	orr.w	r2, r3, #32
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800655c:	7bfb      	ldrb	r3, [r7, #15]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	bc80      	pop	{r7}
 8006566:	4770      	bx	lr
 8006568:	40012400 	.word	0x40012400
 800656c:	200001c8 	.word	0x200001c8
 8006570:	431bde83 	.word	0x431bde83

08006574 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006580:	2300      	movs	r3, #0
 8006582:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b01      	cmp	r3, #1
 8006590:	d040      	beq.n	8006614 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	689a      	ldr	r2, [r3, #8]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f042 0201 	orr.w	r2, r2, #1
 80065a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80065a2:	4b1f      	ldr	r3, [pc, #124]	@ (8006620 <ADC_Enable+0xac>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006624 <ADC_Enable+0xb0>)
 80065a8:	fba2 2303 	umull	r2, r3, r2, r3
 80065ac:	0c9b      	lsrs	r3, r3, #18
 80065ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80065b0:	e002      	b.n	80065b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1f9      	bne.n	80065b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80065be:	f7ff fc1b 	bl	8005df8 <HAL_GetTick>
 80065c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80065c4:	e01f      	b.n	8006606 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065c6:	f7ff fc17 	bl	8005df8 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d918      	bls.n	8006606 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d011      	beq.n	8006606 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e6:	f043 0210 	orr.w	r2, r3, #16
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f2:	f043 0201 	orr.w	r2, r3, #1
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e007      	b.n	8006616 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b01      	cmp	r3, #1
 8006612:	d1d8      	bne.n	80065c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	200001c8 	.word	0x200001c8
 8006624:	431bde83 	.word	0x431bde83

08006628 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006630:	2300      	movs	r3, #0
 8006632:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b01      	cmp	r3, #1
 8006640:	d12e      	bne.n	80066a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0201 	bic.w	r2, r2, #1
 8006650:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006652:	f7ff fbd1 	bl	8005df8 <HAL_GetTick>
 8006656:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006658:	e01b      	b.n	8006692 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800665a:	f7ff fbcd 	bl	8005df8 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b02      	cmp	r3, #2
 8006666:	d914      	bls.n	8006692 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b01      	cmp	r3, #1
 8006674:	d10d      	bne.n	8006692 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667a:	f043 0210 	orr.w	r2, r3, #16
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006686:	f043 0201 	orr.w	r2, r3, #1
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e007      	b.n	80066a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	2b01      	cmp	r3, #1
 800669e:	d0dc      	beq.n	800665a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
	...

080066ac <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80066ac:	b590      	push	{r4, r7, lr}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066b4:	2300      	movs	r3, #0
 80066b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d101      	bne.n	80066ca <HAL_ADCEx_Calibration_Start+0x1e>
 80066c6:	2302      	movs	r3, #2
 80066c8:	e097      	b.n	80067fa <HAL_ADCEx_Calibration_Start+0x14e>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff ffa8 	bl	8006628 <ADC_ConversionStop_Disable>
 80066d8:	4603      	mov	r3, r0
 80066da:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f7ff ff49 	bl	8006574 <ADC_Enable>
 80066e2:	4603      	mov	r3, r0
 80066e4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80066e6:	7dfb      	ldrb	r3, [r7, #23]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f040 8081 	bne.w	80067f0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80066f6:	f023 0302 	bic.w	r3, r3, #2
 80066fa:	f043 0202 	orr.w	r2, r3, #2
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8006702:	4b40      	ldr	r3, [pc, #256]	@ (8006804 <HAL_ADCEx_Calibration_Start+0x158>)
 8006704:	681c      	ldr	r4, [r3, #0]
 8006706:	2002      	movs	r0, #2
 8006708:	f000 ffc4 	bl	8007694 <HAL_RCCEx_GetPeriphCLKFreq>
 800670c:	4603      	mov	r3, r0
 800670e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8006712:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8006714:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8006716:	e002      	b.n	800671e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	3b01      	subs	r3, #1
 800671c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1f9      	bne.n	8006718 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689a      	ldr	r2, [r3, #8]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0208 	orr.w	r2, r2, #8
 8006732:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006734:	f7ff fb60 	bl	8005df8 <HAL_GetTick>
 8006738:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800673a:	e01b      	b.n	8006774 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800673c:	f7ff fb5c 	bl	8005df8 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b0a      	cmp	r3, #10
 8006748:	d914      	bls.n	8006774 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f003 0308 	and.w	r3, r3, #8
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00d      	beq.n	8006774 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675c:	f023 0312 	bic.w	r3, r3, #18
 8006760:	f043 0210 	orr.w	r2, r3, #16
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e042      	b.n	80067fa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f003 0308 	and.w	r3, r3, #8
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1dc      	bne.n	800673c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0204 	orr.w	r2, r2, #4
 8006790:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006792:	f7ff fb31 	bl	8005df8 <HAL_GetTick>
 8006796:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006798:	e01b      	b.n	80067d2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800679a:	f7ff fb2d 	bl	8005df8 <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	2b0a      	cmp	r3, #10
 80067a6:	d914      	bls.n	80067d2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 0304 	and.w	r3, r3, #4
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00d      	beq.n	80067d2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ba:	f023 0312 	bic.w	r3, r3, #18
 80067be:	f043 0210 	orr.w	r2, r3, #16
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e013      	b.n	80067fa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f003 0304 	and.w	r3, r3, #4
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d1dc      	bne.n	800679a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e4:	f023 0303 	bic.w	r3, r3, #3
 80067e8:	f043 0201 	orr.w	r2, r3, #1
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80067f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd90      	pop	{r4, r7, pc}
 8006802:	bf00      	nop
 8006804:	200001c8 	.word	0x200001c8

08006808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f003 0307 	and.w	r3, r3, #7
 8006816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006818:	4b0c      	ldr	r3, [pc, #48]	@ (800684c <__NVIC_SetPriorityGrouping+0x44>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800681e:	68ba      	ldr	r2, [r7, #8]
 8006820:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006824:	4013      	ands	r3, r2
 8006826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006830:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800683a:	4a04      	ldr	r2, [pc, #16]	@ (800684c <__NVIC_SetPriorityGrouping+0x44>)
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	60d3      	str	r3, [r2, #12]
}
 8006840:	bf00      	nop
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	bc80      	pop	{r7}
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	e000ed00 	.word	0xe000ed00

08006850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006850:	b480      	push	{r7}
 8006852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006854:	4b04      	ldr	r3, [pc, #16]	@ (8006868 <__NVIC_GetPriorityGrouping+0x18>)
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	0a1b      	lsrs	r3, r3, #8
 800685a:	f003 0307 	and.w	r3, r3, #7
}
 800685e:	4618      	mov	r0, r3
 8006860:	46bd      	mov	sp, r7
 8006862:	bc80      	pop	{r7}
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	e000ed00 	.word	0xe000ed00

0800686c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	6039      	str	r1, [r7, #0]
 8006876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800687c:	2b00      	cmp	r3, #0
 800687e:	db0a      	blt.n	8006896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	b2da      	uxtb	r2, r3
 8006884:	490c      	ldr	r1, [pc, #48]	@ (80068b8 <__NVIC_SetPriority+0x4c>)
 8006886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688a:	0112      	lsls	r2, r2, #4
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	440b      	add	r3, r1
 8006890:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006894:	e00a      	b.n	80068ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	b2da      	uxtb	r2, r3
 800689a:	4908      	ldr	r1, [pc, #32]	@ (80068bc <__NVIC_SetPriority+0x50>)
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	3b04      	subs	r3, #4
 80068a4:	0112      	lsls	r2, r2, #4
 80068a6:	b2d2      	uxtb	r2, r2
 80068a8:	440b      	add	r3, r1
 80068aa:	761a      	strb	r2, [r3, #24]
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bc80      	pop	{r7}
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	e000e100 	.word	0xe000e100
 80068bc:	e000ed00 	.word	0xe000ed00

080068c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b089      	sub	sp, #36	@ 0x24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f003 0307 	and.w	r3, r3, #7
 80068d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f1c3 0307 	rsb	r3, r3, #7
 80068da:	2b04      	cmp	r3, #4
 80068dc:	bf28      	it	cs
 80068de:	2304      	movcs	r3, #4
 80068e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	3304      	adds	r3, #4
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d902      	bls.n	80068f0 <NVIC_EncodePriority+0x30>
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	3b03      	subs	r3, #3
 80068ee:	e000      	b.n	80068f2 <NVIC_EncodePriority+0x32>
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	fa02 f303 	lsl.w	r3, r2, r3
 80068fe:	43da      	mvns	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	401a      	ands	r2, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006908:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	fa01 f303 	lsl.w	r3, r1, r3
 8006912:	43d9      	mvns	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006918:	4313      	orrs	r3, r2
         );
}
 800691a:	4618      	mov	r0, r3
 800691c:	3724      	adds	r7, #36	@ 0x24
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr

08006924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	3b01      	subs	r3, #1
 8006930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006934:	d301      	bcc.n	800693a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006936:	2301      	movs	r3, #1
 8006938:	e00f      	b.n	800695a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800693a:	4a0a      	ldr	r2, [pc, #40]	@ (8006964 <SysTick_Config+0x40>)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	3b01      	subs	r3, #1
 8006940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006942:	210f      	movs	r1, #15
 8006944:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006948:	f7ff ff90 	bl	800686c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800694c:	4b05      	ldr	r3, [pc, #20]	@ (8006964 <SysTick_Config+0x40>)
 800694e:	2200      	movs	r2, #0
 8006950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006952:	4b04      	ldr	r3, [pc, #16]	@ (8006964 <SysTick_Config+0x40>)
 8006954:	2207      	movs	r2, #7
 8006956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	e000e010 	.word	0xe000e010

08006968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7ff ff49 	bl	8006808 <__NVIC_SetPriorityGrouping>
}
 8006976:	bf00      	nop
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800697e:	b580      	push	{r7, lr}
 8006980:	b086      	sub	sp, #24
 8006982:	af00      	add	r7, sp, #0
 8006984:	4603      	mov	r3, r0
 8006986:	60b9      	str	r1, [r7, #8]
 8006988:	607a      	str	r2, [r7, #4]
 800698a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800698c:	2300      	movs	r3, #0
 800698e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006990:	f7ff ff5e 	bl	8006850 <__NVIC_GetPriorityGrouping>
 8006994:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	6978      	ldr	r0, [r7, #20]
 800699c:	f7ff ff90 	bl	80068c0 <NVIC_EncodePriority>
 80069a0:	4602      	mov	r2, r0
 80069a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069a6:	4611      	mov	r1, r2
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7ff ff5f 	bl	800686c <__NVIC_SetPriority>
}
 80069ae:	bf00      	nop
 80069b0:	3718      	adds	r7, #24
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b082      	sub	sp, #8
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7ff ffb0 	bl	8006924 <SysTick_Config>
 80069c4:	4603      	mov	r3, r0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
	...

080069d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b08b      	sub	sp, #44	@ 0x2c
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069da:	2300      	movs	r3, #0
 80069dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80069de:	2300      	movs	r3, #0
 80069e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069e2:	e169      	b.n	8006cb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80069e4:	2201      	movs	r2, #1
 80069e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69fa      	ldr	r2, [r7, #28]
 80069f4:	4013      	ands	r3, r2
 80069f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80069f8:	69ba      	ldr	r2, [r7, #24]
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	f040 8158 	bne.w	8006cb2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	4a9a      	ldr	r2, [pc, #616]	@ (8006c70 <HAL_GPIO_Init+0x2a0>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d05e      	beq.n	8006aca <HAL_GPIO_Init+0xfa>
 8006a0c:	4a98      	ldr	r2, [pc, #608]	@ (8006c70 <HAL_GPIO_Init+0x2a0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d875      	bhi.n	8006afe <HAL_GPIO_Init+0x12e>
 8006a12:	4a98      	ldr	r2, [pc, #608]	@ (8006c74 <HAL_GPIO_Init+0x2a4>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d058      	beq.n	8006aca <HAL_GPIO_Init+0xfa>
 8006a18:	4a96      	ldr	r2, [pc, #600]	@ (8006c74 <HAL_GPIO_Init+0x2a4>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d86f      	bhi.n	8006afe <HAL_GPIO_Init+0x12e>
 8006a1e:	4a96      	ldr	r2, [pc, #600]	@ (8006c78 <HAL_GPIO_Init+0x2a8>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d052      	beq.n	8006aca <HAL_GPIO_Init+0xfa>
 8006a24:	4a94      	ldr	r2, [pc, #592]	@ (8006c78 <HAL_GPIO_Init+0x2a8>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d869      	bhi.n	8006afe <HAL_GPIO_Init+0x12e>
 8006a2a:	4a94      	ldr	r2, [pc, #592]	@ (8006c7c <HAL_GPIO_Init+0x2ac>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d04c      	beq.n	8006aca <HAL_GPIO_Init+0xfa>
 8006a30:	4a92      	ldr	r2, [pc, #584]	@ (8006c7c <HAL_GPIO_Init+0x2ac>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d863      	bhi.n	8006afe <HAL_GPIO_Init+0x12e>
 8006a36:	4a92      	ldr	r2, [pc, #584]	@ (8006c80 <HAL_GPIO_Init+0x2b0>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d046      	beq.n	8006aca <HAL_GPIO_Init+0xfa>
 8006a3c:	4a90      	ldr	r2, [pc, #576]	@ (8006c80 <HAL_GPIO_Init+0x2b0>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d85d      	bhi.n	8006afe <HAL_GPIO_Init+0x12e>
 8006a42:	2b12      	cmp	r3, #18
 8006a44:	d82a      	bhi.n	8006a9c <HAL_GPIO_Init+0xcc>
 8006a46:	2b12      	cmp	r3, #18
 8006a48:	d859      	bhi.n	8006afe <HAL_GPIO_Init+0x12e>
 8006a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a50 <HAL_GPIO_Init+0x80>)
 8006a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a50:	08006acb 	.word	0x08006acb
 8006a54:	08006aa5 	.word	0x08006aa5
 8006a58:	08006ab7 	.word	0x08006ab7
 8006a5c:	08006af9 	.word	0x08006af9
 8006a60:	08006aff 	.word	0x08006aff
 8006a64:	08006aff 	.word	0x08006aff
 8006a68:	08006aff 	.word	0x08006aff
 8006a6c:	08006aff 	.word	0x08006aff
 8006a70:	08006aff 	.word	0x08006aff
 8006a74:	08006aff 	.word	0x08006aff
 8006a78:	08006aff 	.word	0x08006aff
 8006a7c:	08006aff 	.word	0x08006aff
 8006a80:	08006aff 	.word	0x08006aff
 8006a84:	08006aff 	.word	0x08006aff
 8006a88:	08006aff 	.word	0x08006aff
 8006a8c:	08006aff 	.word	0x08006aff
 8006a90:	08006aff 	.word	0x08006aff
 8006a94:	08006aad 	.word	0x08006aad
 8006a98:	08006ac1 	.word	0x08006ac1
 8006a9c:	4a79      	ldr	r2, [pc, #484]	@ (8006c84 <HAL_GPIO_Init+0x2b4>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d013      	beq.n	8006aca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006aa2:	e02c      	b.n	8006afe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	623b      	str	r3, [r7, #32]
          break;
 8006aaa:	e029      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	3304      	adds	r3, #4
 8006ab2:	623b      	str	r3, [r7, #32]
          break;
 8006ab4:	e024      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	3308      	adds	r3, #8
 8006abc:	623b      	str	r3, [r7, #32]
          break;
 8006abe:	e01f      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	330c      	adds	r3, #12
 8006ac6:	623b      	str	r3, [r7, #32]
          break;
 8006ac8:	e01a      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d102      	bne.n	8006ad8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006ad2:	2304      	movs	r3, #4
 8006ad4:	623b      	str	r3, [r7, #32]
          break;
 8006ad6:	e013      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d105      	bne.n	8006aec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ae0:	2308      	movs	r3, #8
 8006ae2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	69fa      	ldr	r2, [r7, #28]
 8006ae8:	611a      	str	r2, [r3, #16]
          break;
 8006aea:	e009      	b.n	8006b00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006aec:	2308      	movs	r3, #8
 8006aee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	69fa      	ldr	r2, [r7, #28]
 8006af4:	615a      	str	r2, [r3, #20]
          break;
 8006af6:	e003      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006af8:	2300      	movs	r3, #0
 8006afa:	623b      	str	r3, [r7, #32]
          break;
 8006afc:	e000      	b.n	8006b00 <HAL_GPIO_Init+0x130>
          break;
 8006afe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2bff      	cmp	r3, #255	@ 0xff
 8006b04:	d801      	bhi.n	8006b0a <HAL_GPIO_Init+0x13a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	e001      	b.n	8006b0e <HAL_GPIO_Init+0x13e>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	2bff      	cmp	r3, #255	@ 0xff
 8006b14:	d802      	bhi.n	8006b1c <HAL_GPIO_Init+0x14c>
 8006b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	e002      	b.n	8006b22 <HAL_GPIO_Init+0x152>
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	3b08      	subs	r3, #8
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	210f      	movs	r1, #15
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b30:	43db      	mvns	r3, r3
 8006b32:	401a      	ands	r2, r3
 8006b34:	6a39      	ldr	r1, [r7, #32]
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	fa01 f303 	lsl.w	r3, r1, r3
 8006b3c:	431a      	orrs	r2, r3
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 80b1 	beq.w	8006cb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006b50:	4b4d      	ldr	r3, [pc, #308]	@ (8006c88 <HAL_GPIO_Init+0x2b8>)
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	4a4c      	ldr	r2, [pc, #304]	@ (8006c88 <HAL_GPIO_Init+0x2b8>)
 8006b56:	f043 0301 	orr.w	r3, r3, #1
 8006b5a:	6193      	str	r3, [r2, #24]
 8006b5c:	4b4a      	ldr	r3, [pc, #296]	@ (8006c88 <HAL_GPIO_Init+0x2b8>)
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	60bb      	str	r3, [r7, #8]
 8006b66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006b68:	4a48      	ldr	r2, [pc, #288]	@ (8006c8c <HAL_GPIO_Init+0x2bc>)
 8006b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6c:	089b      	lsrs	r3, r3, #2
 8006b6e:	3302      	adds	r3, #2
 8006b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b78:	f003 0303 	and.w	r3, r3, #3
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	220f      	movs	r2, #15
 8006b80:	fa02 f303 	lsl.w	r3, r2, r3
 8006b84:	43db      	mvns	r3, r3
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	4013      	ands	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a40      	ldr	r2, [pc, #256]	@ (8006c90 <HAL_GPIO_Init+0x2c0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d013      	beq.n	8006bbc <HAL_GPIO_Init+0x1ec>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a3f      	ldr	r2, [pc, #252]	@ (8006c94 <HAL_GPIO_Init+0x2c4>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d00d      	beq.n	8006bb8 <HAL_GPIO_Init+0x1e8>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a3e      	ldr	r2, [pc, #248]	@ (8006c98 <HAL_GPIO_Init+0x2c8>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d007      	beq.n	8006bb4 <HAL_GPIO_Init+0x1e4>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a3d      	ldr	r2, [pc, #244]	@ (8006c9c <HAL_GPIO_Init+0x2cc>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d101      	bne.n	8006bb0 <HAL_GPIO_Init+0x1e0>
 8006bac:	2303      	movs	r3, #3
 8006bae:	e006      	b.n	8006bbe <HAL_GPIO_Init+0x1ee>
 8006bb0:	2304      	movs	r3, #4
 8006bb2:	e004      	b.n	8006bbe <HAL_GPIO_Init+0x1ee>
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	e002      	b.n	8006bbe <HAL_GPIO_Init+0x1ee>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e000      	b.n	8006bbe <HAL_GPIO_Init+0x1ee>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bc0:	f002 0203 	and.w	r2, r2, #3
 8006bc4:	0092      	lsls	r2, r2, #2
 8006bc6:	4093      	lsls	r3, r2
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006bce:	492f      	ldr	r1, [pc, #188]	@ (8006c8c <HAL_GPIO_Init+0x2bc>)
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd2:	089b      	lsrs	r3, r3, #2
 8006bd4:	3302      	adds	r3, #2
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d006      	beq.n	8006bf6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006be8:	4b2d      	ldr	r3, [pc, #180]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	492c      	ldr	r1, [pc, #176]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	608b      	str	r3, [r1, #8]
 8006bf4:	e006      	b.n	8006c04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006bf8:	689a      	ldr	r2, [r3, #8]
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	43db      	mvns	r3, r3
 8006bfe:	4928      	ldr	r1, [pc, #160]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c00:	4013      	ands	r3, r2
 8006c02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d006      	beq.n	8006c1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006c10:	4b23      	ldr	r3, [pc, #140]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c12:	68da      	ldr	r2, [r3, #12]
 8006c14:	4922      	ldr	r1, [pc, #136]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	60cb      	str	r3, [r1, #12]
 8006c1c:	e006      	b.n	8006c2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006c1e:	4b20      	ldr	r3, [pc, #128]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	43db      	mvns	r3, r3
 8006c26:	491e      	ldr	r1, [pc, #120]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c28:	4013      	ands	r3, r2
 8006c2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d006      	beq.n	8006c46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006c38:	4b19      	ldr	r3, [pc, #100]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	4918      	ldr	r1, [pc, #96]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	604b      	str	r3, [r1, #4]
 8006c44:	e006      	b.n	8006c54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006c46:	4b16      	ldr	r3, [pc, #88]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c48:	685a      	ldr	r2, [r3, #4]
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	43db      	mvns	r3, r3
 8006c4e:	4914      	ldr	r1, [pc, #80]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c50:	4013      	ands	r3, r2
 8006c52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d021      	beq.n	8006ca4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006c60:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	490e      	ldr	r1, [pc, #56]	@ (8006ca0 <HAL_GPIO_Init+0x2d0>)
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	600b      	str	r3, [r1, #0]
 8006c6c:	e021      	b.n	8006cb2 <HAL_GPIO_Init+0x2e2>
 8006c6e:	bf00      	nop
 8006c70:	10320000 	.word	0x10320000
 8006c74:	10310000 	.word	0x10310000
 8006c78:	10220000 	.word	0x10220000
 8006c7c:	10210000 	.word	0x10210000
 8006c80:	10120000 	.word	0x10120000
 8006c84:	10110000 	.word	0x10110000
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	40010000 	.word	0x40010000
 8006c90:	40010800 	.word	0x40010800
 8006c94:	40010c00 	.word	0x40010c00
 8006c98:	40011000 	.word	0x40011000
 8006c9c:	40011400 	.word	0x40011400
 8006ca0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd4 <HAL_GPIO_Init+0x304>)
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	43db      	mvns	r3, r3
 8006cac:	4909      	ldr	r1, [pc, #36]	@ (8006cd4 <HAL_GPIO_Init+0x304>)
 8006cae:	4013      	ands	r3, r2
 8006cb0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f47f ae8e 	bne.w	80069e4 <HAL_GPIO_Init+0x14>
  }
}
 8006cc8:	bf00      	nop
 8006cca:	bf00      	nop
 8006ccc:	372c      	adds	r7, #44	@ 0x2c
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bc80      	pop	{r7}
 8006cd2:	4770      	bx	lr
 8006cd4:	40010400 	.word	0x40010400

08006cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	807b      	strh	r3, [r7, #2]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ce8:	787b      	ldrb	r3, [r7, #1]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006cee:	887a      	ldrh	r2, [r7, #2]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006cf4:	e003      	b.n	8006cfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006cf6:	887b      	ldrh	r3, [r7, #2]
 8006cf8:	041a      	lsls	r2, r3, #16
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	611a      	str	r2, [r3, #16]
}
 8006cfe:	bf00      	nop
 8006d00:	370c      	adds	r7, #12
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bc80      	pop	{r7}
 8006d06:	4770      	bx	lr

08006d08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b086      	sub	sp, #24
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e272      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 0301 	and.w	r3, r3, #1
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 8087 	beq.w	8006e36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d28:	4b92      	ldr	r3, [pc, #584]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f003 030c 	and.w	r3, r3, #12
 8006d30:	2b04      	cmp	r3, #4
 8006d32:	d00c      	beq.n	8006d4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006d34:	4b8f      	ldr	r3, [pc, #572]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	f003 030c 	and.w	r3, r3, #12
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d112      	bne.n	8006d66 <HAL_RCC_OscConfig+0x5e>
 8006d40:	4b8c      	ldr	r3, [pc, #560]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d4c:	d10b      	bne.n	8006d66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d4e:	4b89      	ldr	r3, [pc, #548]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d06c      	beq.n	8006e34 <HAL_RCC_OscConfig+0x12c>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d168      	bne.n	8006e34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e24c      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d6e:	d106      	bne.n	8006d7e <HAL_RCC_OscConfig+0x76>
 8006d70:	4b80      	ldr	r3, [pc, #512]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a7f      	ldr	r2, [pc, #508]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d7a:	6013      	str	r3, [r2, #0]
 8006d7c:	e02e      	b.n	8006ddc <HAL_RCC_OscConfig+0xd4>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10c      	bne.n	8006da0 <HAL_RCC_OscConfig+0x98>
 8006d86:	4b7b      	ldr	r3, [pc, #492]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a7a      	ldr	r2, [pc, #488]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d90:	6013      	str	r3, [r2, #0]
 8006d92:	4b78      	ldr	r3, [pc, #480]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a77      	ldr	r2, [pc, #476]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006d98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d9c:	6013      	str	r3, [r2, #0]
 8006d9e:	e01d      	b.n	8006ddc <HAL_RCC_OscConfig+0xd4>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006da8:	d10c      	bne.n	8006dc4 <HAL_RCC_OscConfig+0xbc>
 8006daa:	4b72      	ldr	r3, [pc, #456]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a71      	ldr	r2, [pc, #452]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006db0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006db4:	6013      	str	r3, [r2, #0]
 8006db6:	4b6f      	ldr	r3, [pc, #444]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a6e      	ldr	r2, [pc, #440]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dc0:	6013      	str	r3, [r2, #0]
 8006dc2:	e00b      	b.n	8006ddc <HAL_RCC_OscConfig+0xd4>
 8006dc4:	4b6b      	ldr	r3, [pc, #428]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a6a      	ldr	r2, [pc, #424]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006dca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dce:	6013      	str	r3, [r2, #0]
 8006dd0:	4b68      	ldr	r3, [pc, #416]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a67      	ldr	r2, [pc, #412]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006dd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d013      	beq.n	8006e0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006de4:	f7ff f808 	bl	8005df8 <HAL_GetTick>
 8006de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dea:	e008      	b.n	8006dfe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dec:	f7ff f804 	bl	8005df8 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	2b64      	cmp	r3, #100	@ 0x64
 8006df8:	d901      	bls.n	8006dfe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e200      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dfe:	4b5d      	ldr	r3, [pc, #372]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d0f0      	beq.n	8006dec <HAL_RCC_OscConfig+0xe4>
 8006e0a:	e014      	b.n	8006e36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e0c:	f7fe fff4 	bl	8005df8 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e14:	f7fe fff0 	bl	8005df8 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b64      	cmp	r3, #100	@ 0x64
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e1ec      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e26:	4b53      	ldr	r3, [pc, #332]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1f0      	bne.n	8006e14 <HAL_RCC_OscConfig+0x10c>
 8006e32:	e000      	b.n	8006e36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d063      	beq.n	8006f0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e42:	4b4c      	ldr	r3, [pc, #304]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f003 030c 	and.w	r3, r3, #12
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00b      	beq.n	8006e66 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006e4e:	4b49      	ldr	r3, [pc, #292]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	f003 030c 	and.w	r3, r3, #12
 8006e56:	2b08      	cmp	r3, #8
 8006e58:	d11c      	bne.n	8006e94 <HAL_RCC_OscConfig+0x18c>
 8006e5a:	4b46      	ldr	r3, [pc, #280]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d116      	bne.n	8006e94 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e66:	4b43      	ldr	r3, [pc, #268]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d005      	beq.n	8006e7e <HAL_RCC_OscConfig+0x176>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d001      	beq.n	8006e7e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e1c0      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	4939      	ldr	r1, [pc, #228]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e92:	e03a      	b.n	8006f0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d020      	beq.n	8006ede <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e9c:	4b36      	ldr	r3, [pc, #216]	@ (8006f78 <HAL_RCC_OscConfig+0x270>)
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea2:	f7fe ffa9 	bl	8005df8 <HAL_GetTick>
 8006ea6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ea8:	e008      	b.n	8006ebc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eaa:	f7fe ffa5 	bl	8005df8 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d901      	bls.n	8006ebc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e1a1      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d0f0      	beq.n	8006eaa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	00db      	lsls	r3, r3, #3
 8006ed6:	4927      	ldr	r1, [pc, #156]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	600b      	str	r3, [r1, #0]
 8006edc:	e015      	b.n	8006f0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ede:	4b26      	ldr	r3, [pc, #152]	@ (8006f78 <HAL_RCC_OscConfig+0x270>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ee4:	f7fe ff88 	bl	8005df8 <HAL_GetTick>
 8006ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eea:	e008      	b.n	8006efe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eec:	f7fe ff84 	bl	8005df8 <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d901      	bls.n	8006efe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e180      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006efe:	4b1d      	ldr	r3, [pc, #116]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1f0      	bne.n	8006eec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0308 	and.w	r3, r3, #8
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d03a      	beq.n	8006f8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d019      	beq.n	8006f52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f1e:	4b17      	ldr	r3, [pc, #92]	@ (8006f7c <HAL_RCC_OscConfig+0x274>)
 8006f20:	2201      	movs	r2, #1
 8006f22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f24:	f7fe ff68 	bl	8005df8 <HAL_GetTick>
 8006f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f2a:	e008      	b.n	8006f3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f2c:	f7fe ff64 	bl	8005df8 <HAL_GetTick>
 8006f30:	4602      	mov	r2, r0
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	1ad3      	subs	r3, r2, r3
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d901      	bls.n	8006f3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	e160      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f74 <HAL_RCC_OscConfig+0x26c>)
 8006f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d0f0      	beq.n	8006f2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006f4a:	2001      	movs	r0, #1
 8006f4c:	f000 face 	bl	80074ec <RCC_Delay>
 8006f50:	e01c      	b.n	8006f8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f52:	4b0a      	ldr	r3, [pc, #40]	@ (8006f7c <HAL_RCC_OscConfig+0x274>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f58:	f7fe ff4e 	bl	8005df8 <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f5e:	e00f      	b.n	8006f80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f60:	f7fe ff4a 	bl	8005df8 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d908      	bls.n	8006f80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e146      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
 8006f72:	bf00      	nop
 8006f74:	40021000 	.word	0x40021000
 8006f78:	42420000 	.word	0x42420000
 8006f7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f80:	4b92      	ldr	r3, [pc, #584]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8006f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f84:	f003 0302 	and.w	r3, r3, #2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1e9      	bne.n	8006f60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0304 	and.w	r3, r3, #4
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 80a6 	beq.w	80070e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f9e:	4b8b      	ldr	r3, [pc, #556]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10d      	bne.n	8006fc6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006faa:	4b88      	ldr	r3, [pc, #544]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8006fac:	69db      	ldr	r3, [r3, #28]
 8006fae:	4a87      	ldr	r2, [pc, #540]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8006fb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fb4:	61d3      	str	r3, [r2, #28]
 8006fb6:	4b85      	ldr	r3, [pc, #532]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8006fb8:	69db      	ldr	r3, [r3, #28]
 8006fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fbe:	60bb      	str	r3, [r7, #8]
 8006fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fc6:	4b82      	ldr	r3, [pc, #520]	@ (80071d0 <HAL_RCC_OscConfig+0x4c8>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d118      	bne.n	8007004 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fd2:	4b7f      	ldr	r3, [pc, #508]	@ (80071d0 <HAL_RCC_OscConfig+0x4c8>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a7e      	ldr	r2, [pc, #504]	@ (80071d0 <HAL_RCC_OscConfig+0x4c8>)
 8006fd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fde:	f7fe ff0b 	bl	8005df8 <HAL_GetTick>
 8006fe2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fe4:	e008      	b.n	8006ff8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fe6:	f7fe ff07 	bl	8005df8 <HAL_GetTick>
 8006fea:	4602      	mov	r2, r0
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	1ad3      	subs	r3, r2, r3
 8006ff0:	2b64      	cmp	r3, #100	@ 0x64
 8006ff2:	d901      	bls.n	8006ff8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e103      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ff8:	4b75      	ldr	r3, [pc, #468]	@ (80071d0 <HAL_RCC_OscConfig+0x4c8>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007000:	2b00      	cmp	r3, #0
 8007002:	d0f0      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d106      	bne.n	800701a <HAL_RCC_OscConfig+0x312>
 800700c:	4b6f      	ldr	r3, [pc, #444]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	4a6e      	ldr	r2, [pc, #440]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007012:	f043 0301 	orr.w	r3, r3, #1
 8007016:	6213      	str	r3, [r2, #32]
 8007018:	e02d      	b.n	8007076 <HAL_RCC_OscConfig+0x36e>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10c      	bne.n	800703c <HAL_RCC_OscConfig+0x334>
 8007022:	4b6a      	ldr	r3, [pc, #424]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007024:	6a1b      	ldr	r3, [r3, #32]
 8007026:	4a69      	ldr	r2, [pc, #420]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007028:	f023 0301 	bic.w	r3, r3, #1
 800702c:	6213      	str	r3, [r2, #32]
 800702e:	4b67      	ldr	r3, [pc, #412]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007030:	6a1b      	ldr	r3, [r3, #32]
 8007032:	4a66      	ldr	r2, [pc, #408]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007034:	f023 0304 	bic.w	r3, r3, #4
 8007038:	6213      	str	r3, [r2, #32]
 800703a:	e01c      	b.n	8007076 <HAL_RCC_OscConfig+0x36e>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	2b05      	cmp	r3, #5
 8007042:	d10c      	bne.n	800705e <HAL_RCC_OscConfig+0x356>
 8007044:	4b61      	ldr	r3, [pc, #388]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007046:	6a1b      	ldr	r3, [r3, #32]
 8007048:	4a60      	ldr	r2, [pc, #384]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 800704a:	f043 0304 	orr.w	r3, r3, #4
 800704e:	6213      	str	r3, [r2, #32]
 8007050:	4b5e      	ldr	r3, [pc, #376]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007052:	6a1b      	ldr	r3, [r3, #32]
 8007054:	4a5d      	ldr	r2, [pc, #372]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007056:	f043 0301 	orr.w	r3, r3, #1
 800705a:	6213      	str	r3, [r2, #32]
 800705c:	e00b      	b.n	8007076 <HAL_RCC_OscConfig+0x36e>
 800705e:	4b5b      	ldr	r3, [pc, #364]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	4a5a      	ldr	r2, [pc, #360]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007064:	f023 0301 	bic.w	r3, r3, #1
 8007068:	6213      	str	r3, [r2, #32]
 800706a:	4b58      	ldr	r3, [pc, #352]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	4a57      	ldr	r2, [pc, #348]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007070:	f023 0304 	bic.w	r3, r3, #4
 8007074:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d015      	beq.n	80070aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800707e:	f7fe febb 	bl	8005df8 <HAL_GetTick>
 8007082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007084:	e00a      	b.n	800709c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007086:	f7fe feb7 	bl	8005df8 <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007094:	4293      	cmp	r3, r2
 8007096:	d901      	bls.n	800709c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007098:	2303      	movs	r3, #3
 800709a:	e0b1      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800709c:	4b4b      	ldr	r3, [pc, #300]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d0ee      	beq.n	8007086 <HAL_RCC_OscConfig+0x37e>
 80070a8:	e014      	b.n	80070d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070aa:	f7fe fea5 	bl	8005df8 <HAL_GetTick>
 80070ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070b0:	e00a      	b.n	80070c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070b2:	f7fe fea1 	bl	8005df8 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d901      	bls.n	80070c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e09b      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070c8:	4b40      	ldr	r3, [pc, #256]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 80070ca:	6a1b      	ldr	r3, [r3, #32]
 80070cc:	f003 0302 	and.w	r3, r3, #2
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1ee      	bne.n	80070b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80070d4:	7dfb      	ldrb	r3, [r7, #23]
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d105      	bne.n	80070e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070da:	4b3c      	ldr	r3, [pc, #240]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	4a3b      	ldr	r2, [pc, #236]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 80070e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	69db      	ldr	r3, [r3, #28]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f000 8087 	beq.w	80071fe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070f0:	4b36      	ldr	r3, [pc, #216]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f003 030c 	and.w	r3, r3, #12
 80070f8:	2b08      	cmp	r3, #8
 80070fa:	d061      	beq.n	80071c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	69db      	ldr	r3, [r3, #28]
 8007100:	2b02      	cmp	r3, #2
 8007102:	d146      	bne.n	8007192 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007104:	4b33      	ldr	r3, [pc, #204]	@ (80071d4 <HAL_RCC_OscConfig+0x4cc>)
 8007106:	2200      	movs	r2, #0
 8007108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800710a:	f7fe fe75 	bl	8005df8 <HAL_GetTick>
 800710e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007110:	e008      	b.n	8007124 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007112:	f7fe fe71 	bl	8005df8 <HAL_GetTick>
 8007116:	4602      	mov	r2, r0
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	2b02      	cmp	r3, #2
 800711e:	d901      	bls.n	8007124 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e06d      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007124:	4b29      	ldr	r3, [pc, #164]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712c:	2b00      	cmp	r3, #0
 800712e:	d1f0      	bne.n	8007112 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007138:	d108      	bne.n	800714c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800713a:	4b24      	ldr	r3, [pc, #144]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	4921      	ldr	r1, [pc, #132]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007148:	4313      	orrs	r3, r2
 800714a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800714c:	4b1f      	ldr	r3, [pc, #124]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a19      	ldr	r1, [r3, #32]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800715c:	430b      	orrs	r3, r1
 800715e:	491b      	ldr	r1, [pc, #108]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007160:	4313      	orrs	r3, r2
 8007162:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007164:	4b1b      	ldr	r3, [pc, #108]	@ (80071d4 <HAL_RCC_OscConfig+0x4cc>)
 8007166:	2201      	movs	r2, #1
 8007168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800716a:	f7fe fe45 	bl	8005df8 <HAL_GetTick>
 800716e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007170:	e008      	b.n	8007184 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007172:	f7fe fe41 	bl	8005df8 <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b02      	cmp	r3, #2
 800717e:	d901      	bls.n	8007184 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e03d      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007184:	4b11      	ldr	r3, [pc, #68]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800718c:	2b00      	cmp	r3, #0
 800718e:	d0f0      	beq.n	8007172 <HAL_RCC_OscConfig+0x46a>
 8007190:	e035      	b.n	80071fe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007192:	4b10      	ldr	r3, [pc, #64]	@ (80071d4 <HAL_RCC_OscConfig+0x4cc>)
 8007194:	2200      	movs	r2, #0
 8007196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007198:	f7fe fe2e 	bl	8005df8 <HAL_GetTick>
 800719c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800719e:	e008      	b.n	80071b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071a0:	f7fe fe2a 	bl	8005df8 <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d901      	bls.n	80071b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e026      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071b2:	4b06      	ldr	r3, [pc, #24]	@ (80071cc <HAL_RCC_OscConfig+0x4c4>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1f0      	bne.n	80071a0 <HAL_RCC_OscConfig+0x498>
 80071be:	e01e      	b.n	80071fe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d107      	bne.n	80071d8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	e019      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
 80071cc:	40021000 	.word	0x40021000
 80071d0:	40007000 	.word	0x40007000
 80071d4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007208 <HAL_RCC_OscConfig+0x500>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a1b      	ldr	r3, [r3, #32]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d106      	bne.n	80071fa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d001      	beq.n	80071fe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e000      	b.n	8007200 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3718      	adds	r7, #24
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}
 8007208:	40021000 	.word	0x40021000

0800720c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d101      	bne.n	8007220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	e0d0      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007220:	4b6a      	ldr	r3, [pc, #424]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0307 	and.w	r3, r3, #7
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	429a      	cmp	r2, r3
 800722c:	d910      	bls.n	8007250 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800722e:	4b67      	ldr	r3, [pc, #412]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f023 0207 	bic.w	r2, r3, #7
 8007236:	4965      	ldr	r1, [pc, #404]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	4313      	orrs	r3, r2
 800723c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800723e:	4b63      	ldr	r3, [pc, #396]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0307 	and.w	r3, r3, #7
 8007246:	683a      	ldr	r2, [r7, #0]
 8007248:	429a      	cmp	r2, r3
 800724a:	d001      	beq.n	8007250 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e0b8      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0302 	and.w	r3, r3, #2
 8007258:	2b00      	cmp	r3, #0
 800725a:	d020      	beq.n	800729e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0304 	and.w	r3, r3, #4
 8007264:	2b00      	cmp	r3, #0
 8007266:	d005      	beq.n	8007274 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007268:	4b59      	ldr	r3, [pc, #356]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	4a58      	ldr	r2, [pc, #352]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 800726e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007272:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b00      	cmp	r3, #0
 800727e:	d005      	beq.n	800728c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007280:	4b53      	ldr	r3, [pc, #332]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	4a52      	ldr	r2, [pc, #328]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007286:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800728a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800728c:	4b50      	ldr	r3, [pc, #320]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	494d      	ldr	r1, [pc, #308]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 800729a:	4313      	orrs	r3, r2
 800729c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 0301 	and.w	r3, r3, #1
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d040      	beq.n	800732c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d107      	bne.n	80072c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072b2:	4b47      	ldr	r3, [pc, #284]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d115      	bne.n	80072ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e07f      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	2b02      	cmp	r3, #2
 80072c8:	d107      	bne.n	80072da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ca:	4b41      	ldr	r3, [pc, #260]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d109      	bne.n	80072ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e073      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072da:	4b3d      	ldr	r3, [pc, #244]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0302 	and.w	r3, r3, #2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e06b      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072ea:	4b39      	ldr	r3, [pc, #228]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f023 0203 	bic.w	r2, r3, #3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	4936      	ldr	r1, [pc, #216]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072fc:	f7fe fd7c 	bl	8005df8 <HAL_GetTick>
 8007300:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007302:	e00a      	b.n	800731a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007304:	f7fe fd78 	bl	8005df8 <HAL_GetTick>
 8007308:	4602      	mov	r2, r0
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007312:	4293      	cmp	r3, r2
 8007314:	d901      	bls.n	800731a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e053      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800731a:	4b2d      	ldr	r3, [pc, #180]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f003 020c 	and.w	r2, r3, #12
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	429a      	cmp	r2, r3
 800732a:	d1eb      	bne.n	8007304 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800732c:	4b27      	ldr	r3, [pc, #156]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0307 	and.w	r3, r3, #7
 8007334:	683a      	ldr	r2, [r7, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d210      	bcs.n	800735c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800733a:	4b24      	ldr	r3, [pc, #144]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f023 0207 	bic.w	r2, r3, #7
 8007342:	4922      	ldr	r1, [pc, #136]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	4313      	orrs	r3, r2
 8007348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800734a:	4b20      	ldr	r3, [pc, #128]	@ (80073cc <HAL_RCC_ClockConfig+0x1c0>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0307 	and.w	r3, r3, #7
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	429a      	cmp	r2, r3
 8007356:	d001      	beq.n	800735c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e032      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0304 	and.w	r3, r3, #4
 8007364:	2b00      	cmp	r3, #0
 8007366:	d008      	beq.n	800737a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007368:	4b19      	ldr	r3, [pc, #100]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	4916      	ldr	r1, [pc, #88]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007376:	4313      	orrs	r3, r2
 8007378:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0308 	and.w	r3, r3, #8
 8007382:	2b00      	cmp	r3, #0
 8007384:	d009      	beq.n	800739a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007386:	4b12      	ldr	r3, [pc, #72]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	00db      	lsls	r3, r3, #3
 8007394:	490e      	ldr	r1, [pc, #56]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007396:	4313      	orrs	r3, r2
 8007398:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800739a:	f000 f821 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 800739e:	4602      	mov	r2, r0
 80073a0:	4b0b      	ldr	r3, [pc, #44]	@ (80073d0 <HAL_RCC_ClockConfig+0x1c4>)
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	091b      	lsrs	r3, r3, #4
 80073a6:	f003 030f 	and.w	r3, r3, #15
 80073aa:	490a      	ldr	r1, [pc, #40]	@ (80073d4 <HAL_RCC_ClockConfig+0x1c8>)
 80073ac:	5ccb      	ldrb	r3, [r1, r3]
 80073ae:	fa22 f303 	lsr.w	r3, r2, r3
 80073b2:	4a09      	ldr	r2, [pc, #36]	@ (80073d8 <HAL_RCC_ClockConfig+0x1cc>)
 80073b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80073b6:	4b09      	ldr	r3, [pc, #36]	@ (80073dc <HAL_RCC_ClockConfig+0x1d0>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7fe fcda 	bl	8005d74 <HAL_InitTick>

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	40022000 	.word	0x40022000
 80073d0:	40021000 	.word	0x40021000
 80073d4:	08007c4c 	.word	0x08007c4c
 80073d8:	200001c8 	.word	0x200001c8
 80073dc:	200001cc 	.word	0x200001cc

080073e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b087      	sub	sp, #28
 80073e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60fb      	str	r3, [r7, #12]
 80073ea:	2300      	movs	r3, #0
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	2300      	movs	r3, #0
 80073f0:	617b      	str	r3, [r7, #20]
 80073f2:	2300      	movs	r3, #0
 80073f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80073fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007474 <HAL_RCC_GetSysClockFreq+0x94>)
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f003 030c 	and.w	r3, r3, #12
 8007406:	2b04      	cmp	r3, #4
 8007408:	d002      	beq.n	8007410 <HAL_RCC_GetSysClockFreq+0x30>
 800740a:	2b08      	cmp	r3, #8
 800740c:	d003      	beq.n	8007416 <HAL_RCC_GetSysClockFreq+0x36>
 800740e:	e027      	b.n	8007460 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007410:	4b19      	ldr	r3, [pc, #100]	@ (8007478 <HAL_RCC_GetSysClockFreq+0x98>)
 8007412:	613b      	str	r3, [r7, #16]
      break;
 8007414:	e027      	b.n	8007466 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	0c9b      	lsrs	r3, r3, #18
 800741a:	f003 030f 	and.w	r3, r3, #15
 800741e:	4a17      	ldr	r2, [pc, #92]	@ (800747c <HAL_RCC_GetSysClockFreq+0x9c>)
 8007420:	5cd3      	ldrb	r3, [r2, r3]
 8007422:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d010      	beq.n	8007450 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800742e:	4b11      	ldr	r3, [pc, #68]	@ (8007474 <HAL_RCC_GetSysClockFreq+0x94>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	0c5b      	lsrs	r3, r3, #17
 8007434:	f003 0301 	and.w	r3, r3, #1
 8007438:	4a11      	ldr	r2, [pc, #68]	@ (8007480 <HAL_RCC_GetSysClockFreq+0xa0>)
 800743a:	5cd3      	ldrb	r3, [r2, r3]
 800743c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a0d      	ldr	r2, [pc, #52]	@ (8007478 <HAL_RCC_GetSysClockFreq+0x98>)
 8007442:	fb03 f202 	mul.w	r2, r3, r2
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	fbb2 f3f3 	udiv	r3, r2, r3
 800744c:	617b      	str	r3, [r7, #20]
 800744e:	e004      	b.n	800745a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a0c      	ldr	r2, [pc, #48]	@ (8007484 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007454:	fb02 f303 	mul.w	r3, r2, r3
 8007458:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	613b      	str	r3, [r7, #16]
      break;
 800745e:	e002      	b.n	8007466 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007460:	4b05      	ldr	r3, [pc, #20]	@ (8007478 <HAL_RCC_GetSysClockFreq+0x98>)
 8007462:	613b      	str	r3, [r7, #16]
      break;
 8007464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007466:	693b      	ldr	r3, [r7, #16]
}
 8007468:	4618      	mov	r0, r3
 800746a:	371c      	adds	r7, #28
 800746c:	46bd      	mov	sp, r7
 800746e:	bc80      	pop	{r7}
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	40021000 	.word	0x40021000
 8007478:	007a1200 	.word	0x007a1200
 800747c:	08007c64 	.word	0x08007c64
 8007480:	08007c74 	.word	0x08007c74
 8007484:	003d0900 	.word	0x003d0900

08007488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007488:	b480      	push	{r7}
 800748a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800748c:	4b02      	ldr	r3, [pc, #8]	@ (8007498 <HAL_RCC_GetHCLKFreq+0x10>)
 800748e:	681b      	ldr	r3, [r3, #0]
}
 8007490:	4618      	mov	r0, r3
 8007492:	46bd      	mov	sp, r7
 8007494:	bc80      	pop	{r7}
 8007496:	4770      	bx	lr
 8007498:	200001c8 	.word	0x200001c8

0800749c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80074a0:	f7ff fff2 	bl	8007488 <HAL_RCC_GetHCLKFreq>
 80074a4:	4602      	mov	r2, r0
 80074a6:	4b05      	ldr	r3, [pc, #20]	@ (80074bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	0a1b      	lsrs	r3, r3, #8
 80074ac:	f003 0307 	and.w	r3, r3, #7
 80074b0:	4903      	ldr	r1, [pc, #12]	@ (80074c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074b2:	5ccb      	ldrb	r3, [r1, r3]
 80074b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	40021000 	.word	0x40021000
 80074c0:	08007c5c 	.word	0x08007c5c

080074c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074c8:	f7ff ffde 	bl	8007488 <HAL_RCC_GetHCLKFreq>
 80074cc:	4602      	mov	r2, r0
 80074ce:	4b05      	ldr	r3, [pc, #20]	@ (80074e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	0adb      	lsrs	r3, r3, #11
 80074d4:	f003 0307 	and.w	r3, r3, #7
 80074d8:	4903      	ldr	r1, [pc, #12]	@ (80074e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074da:	5ccb      	ldrb	r3, [r1, r3]
 80074dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	40021000 	.word	0x40021000
 80074e8:	08007c5c 	.word	0x08007c5c

080074ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80074f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007520 <RCC_Delay+0x34>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a0a      	ldr	r2, [pc, #40]	@ (8007524 <RCC_Delay+0x38>)
 80074fa:	fba2 2303 	umull	r2, r3, r2, r3
 80074fe:	0a5b      	lsrs	r3, r3, #9
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	fb02 f303 	mul.w	r3, r2, r3
 8007506:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007508:	bf00      	nop
  }
  while (Delay --);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	1e5a      	subs	r2, r3, #1
 800750e:	60fa      	str	r2, [r7, #12]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1f9      	bne.n	8007508 <RCC_Delay+0x1c>
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	bc80      	pop	{r7}
 800751e:	4770      	bx	lr
 8007520:	200001c8 	.word	0x200001c8
 8007524:	10624dd3 	.word	0x10624dd3

08007528 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007530:	2300      	movs	r3, #0
 8007532:	613b      	str	r3, [r7, #16]
 8007534:	2300      	movs	r3, #0
 8007536:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0301 	and.w	r3, r3, #1
 8007540:	2b00      	cmp	r3, #0
 8007542:	d07d      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007544:	2300      	movs	r3, #0
 8007546:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007548:	4b4f      	ldr	r3, [pc, #316]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800754a:	69db      	ldr	r3, [r3, #28]
 800754c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10d      	bne.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007554:	4b4c      	ldr	r3, [pc, #304]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	4a4b      	ldr	r2, [pc, #300]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800755a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800755e:	61d3      	str	r3, [r2, #28]
 8007560:	4b49      	ldr	r3, [pc, #292]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007568:	60bb      	str	r3, [r7, #8]
 800756a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800756c:	2301      	movs	r3, #1
 800756e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007570:	4b46      	ldr	r3, [pc, #280]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007578:	2b00      	cmp	r3, #0
 800757a:	d118      	bne.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800757c:	4b43      	ldr	r3, [pc, #268]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a42      	ldr	r2, [pc, #264]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007586:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007588:	f7fe fc36 	bl	8005df8 <HAL_GetTick>
 800758c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800758e:	e008      	b.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007590:	f7fe fc32 	bl	8005df8 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	2b64      	cmp	r3, #100	@ 0x64
 800759c:	d901      	bls.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e06d      	b.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075a2:	4b3a      	ldr	r3, [pc, #232]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0f0      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80075ae:	4b36      	ldr	r3, [pc, #216]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d02e      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d027      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80075cc:	4b2e      	ldr	r3, [pc, #184]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075ce:	6a1b      	ldr	r3, [r3, #32]
 80075d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80075d6:	4b2e      	ldr	r3, [pc, #184]	@ (8007690 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80075dc:	4b2c      	ldr	r3, [pc, #176]	@ (8007690 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80075de:	2200      	movs	r2, #0
 80075e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80075e2:	4a29      	ldr	r2, [pc, #164]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d014      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075f2:	f7fe fc01 	bl	8005df8 <HAL_GetTick>
 80075f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075f8:	e00a      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075fa:	f7fe fbfd 	bl	8005df8 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007608:	4293      	cmp	r3, r2
 800760a:	d901      	bls.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e036      	b.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007610:	4b1d      	ldr	r3, [pc, #116]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	f003 0302 	and.w	r3, r3, #2
 8007618:	2b00      	cmp	r3, #0
 800761a:	d0ee      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800761c:	4b1a      	ldr	r3, [pc, #104]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4917      	ldr	r1, [pc, #92]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800762a:	4313      	orrs	r3, r2
 800762c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800762e:	7dfb      	ldrb	r3, [r7, #23]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d105      	bne.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007634:	4b14      	ldr	r3, [pc, #80]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007636:	69db      	ldr	r3, [r3, #28]
 8007638:	4a13      	ldr	r2, [pc, #76]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800763a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800763e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0302 	and.w	r3, r3, #2
 8007648:	2b00      	cmp	r3, #0
 800764a:	d008      	beq.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800764c:	4b0e      	ldr	r3, [pc, #56]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	490b      	ldr	r1, [pc, #44]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800765a:	4313      	orrs	r3, r2
 800765c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0310 	and.w	r3, r3, #16
 8007666:	2b00      	cmp	r3, #0
 8007668:	d008      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800766a:	4b07      	ldr	r3, [pc, #28]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	4904      	ldr	r1, [pc, #16]	@ (8007688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007678:	4313      	orrs	r3, r2
 800767a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3718      	adds	r7, #24
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	40021000 	.word	0x40021000
 800768c:	40007000 	.word	0x40007000
 8007690:	42420440 	.word	0x42420440

08007694 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b088      	sub	sp, #32
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800769c:	2300      	movs	r3, #0
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	2300      	movs	r3, #0
 80076a2:	61fb      	str	r3, [r7, #28]
 80076a4:	2300      	movs	r3, #0
 80076a6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
 80076ac:	2300      	movs	r3, #0
 80076ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b10      	cmp	r3, #16
 80076b4:	d00a      	beq.n	80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b10      	cmp	r3, #16
 80076ba:	f200 808a 	bhi.w	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d045      	beq.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d075      	beq.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80076ca:	e082      	b.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80076cc:	4b46      	ldr	r3, [pc, #280]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80076d2:	4b45      	ldr	r3, [pc, #276]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d07b      	beq.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	0c9b      	lsrs	r3, r3, #18
 80076e2:	f003 030f 	and.w	r3, r3, #15
 80076e6:	4a41      	ldr	r2, [pc, #260]	@ (80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80076e8:	5cd3      	ldrb	r3, [r2, r3]
 80076ea:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d015      	beq.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80076f6:	4b3c      	ldr	r3, [pc, #240]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	0c5b      	lsrs	r3, r3, #17
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	4a3b      	ldr	r2, [pc, #236]	@ (80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8007702:	5cd3      	ldrb	r3, [r2, r3]
 8007704:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00d      	beq.n	800772c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007710:	4a38      	ldr	r2, [pc, #224]	@ (80077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	fbb2 f2f3 	udiv	r2, r2, r3
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	fb02 f303 	mul.w	r3, r2, r3
 800771e:	61fb      	str	r3, [r7, #28]
 8007720:	e004      	b.n	800772c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	4a34      	ldr	r2, [pc, #208]	@ (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8007726:	fb02 f303 	mul.w	r3, r2, r3
 800772a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800772c:	4b2e      	ldr	r3, [pc, #184]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007734:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007738:	d102      	bne.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	61bb      	str	r3, [r7, #24]
      break;
 800773e:	e04a      	b.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	005b      	lsls	r3, r3, #1
 8007744:	4a2d      	ldr	r2, [pc, #180]	@ (80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007746:	fba2 2303 	umull	r2, r3, r2, r3
 800774a:	085b      	lsrs	r3, r3, #1
 800774c:	61bb      	str	r3, [r7, #24]
      break;
 800774e:	e042      	b.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8007750:	4b25      	ldr	r3, [pc, #148]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800775c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007760:	d108      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f003 0302 	and.w	r3, r3, #2
 8007768:	2b00      	cmp	r3, #0
 800776a:	d003      	beq.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800776c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007770:	61bb      	str	r3, [r7, #24]
 8007772:	e01f      	b.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800777a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800777e:	d109      	bne.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8007780:	4b19      	ldr	r3, [pc, #100]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007784:	f003 0302 	and.w	r3, r3, #2
 8007788:	2b00      	cmp	r3, #0
 800778a:	d003      	beq.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800778c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8007790:	61bb      	str	r3, [r7, #24]
 8007792:	e00f      	b.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800779a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800779e:	d11c      	bne.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80077a0:	4b11      	ldr	r3, [pc, #68]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d016      	beq.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80077ac:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80077b0:	61bb      	str	r3, [r7, #24]
      break;
 80077b2:	e012      	b.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80077b4:	e011      	b.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80077b6:	f7ff fe85 	bl	80074c4 <HAL_RCC_GetPCLK2Freq>
 80077ba:	4602      	mov	r2, r0
 80077bc:	4b0a      	ldr	r3, [pc, #40]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	0b9b      	lsrs	r3, r3, #14
 80077c2:	f003 0303 	and.w	r3, r3, #3
 80077c6:	3301      	adds	r3, #1
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ce:	61bb      	str	r3, [r7, #24]
      break;
 80077d0:	e004      	b.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80077d2:	bf00      	nop
 80077d4:	e002      	b.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80077d6:	bf00      	nop
 80077d8:	e000      	b.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80077da:	bf00      	nop
    }
  }
  return (frequency);
 80077dc:	69bb      	ldr	r3, [r7, #24]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3720      	adds	r7, #32
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	40021000 	.word	0x40021000
 80077ec:	08007c78 	.word	0x08007c78
 80077f0:	08007c88 	.word	0x08007c88
 80077f4:	007a1200 	.word	0x007a1200
 80077f8:	003d0900 	.word	0x003d0900
 80077fc:	aaaaaaab 	.word	0xaaaaaaab

08007800 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d101      	bne.n	8007812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e042      	b.n	8007898 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d106      	bne.n	800782c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7fe fa1c 	bl	8005c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2224      	movs	r2, #36	@ 0x24
 8007830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68da      	ldr	r2, [r3, #12]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007842:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f82b 	bl	80078a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	691a      	ldr	r2, [r3, #16]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007858:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	695a      	ldr	r2, [r3, #20]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007868:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68da      	ldr	r2, [r3, #12]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2220      	movs	r2, #32
 8007884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2220      	movs	r2, #32
 800788c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3708      	adds	r7, #8
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	68da      	ldr	r2, [r3, #12]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	430a      	orrs	r2, r1
 80078bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	689a      	ldr	r2, [r3, #8]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	431a      	orrs	r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68db      	ldr	r3, [r3, #12]
 80078d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80078da:	f023 030c 	bic.w	r3, r3, #12
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	6812      	ldr	r2, [r2, #0]
 80078e2:	68b9      	ldr	r1, [r7, #8]
 80078e4:	430b      	orrs	r3, r1
 80078e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	699a      	ldr	r2, [r3, #24]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	430a      	orrs	r2, r1
 80078fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a2c      	ldr	r2, [pc, #176]	@ (80079b4 <UART_SetConfig+0x114>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d103      	bne.n	8007910 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007908:	f7ff fddc 	bl	80074c4 <HAL_RCC_GetPCLK2Freq>
 800790c:	60f8      	str	r0, [r7, #12]
 800790e:	e002      	b.n	8007916 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007910:	f7ff fdc4 	bl	800749c <HAL_RCC_GetPCLK1Freq>
 8007914:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	4613      	mov	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	009a      	lsls	r2, r3, #2
 8007920:	441a      	add	r2, r3
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	fbb2 f3f3 	udiv	r3, r2, r3
 800792c:	4a22      	ldr	r2, [pc, #136]	@ (80079b8 <UART_SetConfig+0x118>)
 800792e:	fba2 2303 	umull	r2, r3, r2, r3
 8007932:	095b      	lsrs	r3, r3, #5
 8007934:	0119      	lsls	r1, r3, #4
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	4613      	mov	r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	4413      	add	r3, r2
 800793e:	009a      	lsls	r2, r3, #2
 8007940:	441a      	add	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	fbb2 f2f3 	udiv	r2, r2, r3
 800794c:	4b1a      	ldr	r3, [pc, #104]	@ (80079b8 <UART_SetConfig+0x118>)
 800794e:	fba3 0302 	umull	r0, r3, r3, r2
 8007952:	095b      	lsrs	r3, r3, #5
 8007954:	2064      	movs	r0, #100	@ 0x64
 8007956:	fb00 f303 	mul.w	r3, r0, r3
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	011b      	lsls	r3, r3, #4
 800795e:	3332      	adds	r3, #50	@ 0x32
 8007960:	4a15      	ldr	r2, [pc, #84]	@ (80079b8 <UART_SetConfig+0x118>)
 8007962:	fba2 2303 	umull	r2, r3, r2, r3
 8007966:	095b      	lsrs	r3, r3, #5
 8007968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800796c:	4419      	add	r1, r3
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	4613      	mov	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	009a      	lsls	r2, r3, #2
 8007978:	441a      	add	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	fbb2 f2f3 	udiv	r2, r2, r3
 8007984:	4b0c      	ldr	r3, [pc, #48]	@ (80079b8 <UART_SetConfig+0x118>)
 8007986:	fba3 0302 	umull	r0, r3, r3, r2
 800798a:	095b      	lsrs	r3, r3, #5
 800798c:	2064      	movs	r0, #100	@ 0x64
 800798e:	fb00 f303 	mul.w	r3, r0, r3
 8007992:	1ad3      	subs	r3, r2, r3
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	3332      	adds	r3, #50	@ 0x32
 8007998:	4a07      	ldr	r2, [pc, #28]	@ (80079b8 <UART_SetConfig+0x118>)
 800799a:	fba2 2303 	umull	r2, r3, r2, r3
 800799e:	095b      	lsrs	r3, r3, #5
 80079a0:	f003 020f 	and.w	r2, r3, #15
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	440a      	add	r2, r1
 80079aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80079ac:	bf00      	nop
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	40013800 	.word	0x40013800
 80079b8:	51eb851f 	.word	0x51eb851f

080079bc <_init>:
 80079bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079be:	bf00      	nop
 80079c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c2:	bc08      	pop	{r3}
 80079c4:	469e      	mov	lr, r3
 80079c6:	4770      	bx	lr

080079c8 <_fini>:
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ca:	bf00      	nop
 80079cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ce:	bc08      	pop	{r3}
 80079d0:	469e      	mov	lr, r3
 80079d2:	4770      	bx	lr
