--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
col<0>      |    7.625(R)|      SLOW  |   -2.048(R)|      FAST  |clk_BUFGP         |   0.000|
col<1>      |    8.189(R)|      SLOW  |   -1.897(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    6.691(R)|      SLOW  |   -2.894(R)|      FAST  |clk_BUFGP         |   0.000|
row<0>      |    7.419(R)|      SLOW  |   -2.143(R)|      FAST  |clk_BUFGP         |   0.000|
row<1>      |    8.663(R)|      SLOW  |   -2.147(R)|      FAST  |clk_BUFGP         |   0.000|
row<2>      |    8.185(R)|      SLOW  |   -2.442(R)|      FAST  |clk_BUFGP         |   0.000|
rs232_rx    |    4.216(R)|      SLOW  |   -2.870(R)|      FAST  |clk_BUFGP         |   0.000|
switches<0> |    2.089(R)|      SLOW  |   -1.372(R)|      FAST  |clk_BUFGP         |   0.000|
switches<1> |    1.860(R)|      SLOW  |   -1.280(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<2> |    1.763(R)|      SLOW  |   -1.208(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<3> |    1.716(R)|      SLOW  |   -1.165(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<4> |    1.779(R)|      SLOW  |   -1.223(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<5> |    1.584(R)|      SLOW  |   -1.041(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<6> |    1.350(R)|      SLOW  |   -0.820(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<7> |    1.568(R)|      SLOW  |   -1.025(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds<0>     |         8.704(R)|      SLOW  |         4.651(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |         9.112(R)|      SLOW  |         4.906(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |         9.150(R)|      SLOW  |         4.927(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |         9.054(R)|      SLOW  |         4.861(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |         8.438(R)|      SLOW  |         4.494(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |         8.879(R)|      SLOW  |         4.757(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |         9.089(R)|      SLOW  |         4.909(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |         8.611(R)|      SLOW  |         4.596(R)|      FAST  |clk_BUFGP         |   0.000|
rs232_tx    |        10.595(R)|      SLOW  |         5.941(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.250|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 28 19:07:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



