{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541273616064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541273616076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:33:35 2018 " "Processing started: Sat Nov 03 12:33:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541273616076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541273616076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off pipemult -c pipemult --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off pipemult -c pipemult --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541273616076 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541273616400 ""}
{ "Info" "0" "" "Project  = pipemult" {  } {  } 0 0 "Project  = pipemult" 0 0 "Fitter" 0 0 1541273616400 ""}
{ "Info" "0" "" "Revision = pipemult" {  } {  } 0 0 "Revision = pipemult" 0 0 "Fitter" 0 0 1541273616400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541273617227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541273617227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541273617255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541273617309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541273617309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541273617616 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541273617721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541273617725 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541273617731 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "165 167 " "No exact pin location assignment(s) for 165 pins of 167 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541273617996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541273618032 ""}  } { { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541273618032 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 32 0 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 32 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541273619795 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541273619795 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "133 unused 2.5V 62 71 0 " "Number of I/O pins in group: 133 (unused VREF, 2.5V VCCIO, 62 input, 71 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541273619795 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541273619795 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541273619795 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 0 36 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 0 24 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 0 24 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541273619797 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541273619797 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ALUout " "Node \"ALUout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALUout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541273620493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CCout " "Node \"CCout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CCout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541273620493 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1541273620493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541273620493 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1541273621556 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 MAX 10 " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[31\] 3.3-V LVCMOS K15 " "Pin A\[31\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[30\] 3.3-V LVCMOS E11 " "Pin A\[30\] uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[28\] 3.3-V LVCMOS C8 " "Pin A\[28\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[26\] 3.3-V LVCMOS E10 " "Pin A\[26\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[24\] 3.3-V LVCMOS C7 " "Pin A\[24\] uses I/O standard 3.3-V LVCMOS at C7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[22\] 3.3-V LVCMOS J10 " "Pin A\[22\] uses I/O standard 3.3-V LVCMOS at J10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[20\] 3.3-V LVCMOS B7 " "Pin A\[20\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVCMOS H11 " "Pin A\[18\] uses I/O standard 3.3-V LVCMOS at H11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVCMOS A6 " "Pin A\[16\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS D8 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS A5 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS A4 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS D10 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS C6 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS E9 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS A2 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS A3 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS B3 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS B5 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS B4 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS C4 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS E8 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS C5 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS F7 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at F7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS D5 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVCMOS B2 " "Pin A\[17\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVCMOS B1 " "Pin A\[19\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[21\] 3.3-V LVCMOS D6 " "Pin A\[21\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[23\] 3.3-V LVCMOS C3 " "Pin A\[23\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[25\] 3.3-V LVCMOS E6 " "Pin A\[25\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[27\] 3.3-V LVCMOS C2 " "Pin A\[27\] uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[29\] 3.3-V LVCMOS D7 " "Pin A\[29\] uses I/O standard 3.3-V LVCMOS at D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS D9 " "Pin reset uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 960 -56 112 976 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541273621623 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1541273621629 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1541273621803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 10 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541273621831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:33:41 2018 " "Processing ended: Sat Nov 03 12:33:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541273621831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541273621831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541273621831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541273621831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541273298790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541273298799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:28:18 2018 " "Processing started: Sat Nov 03 12:28:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541273298799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273298799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273298800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541273300490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541273300491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X-MUX_BEH " "Found design unit 1: MUX4X-MUX_BEH" {  } { { "GenMux.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/GenMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311838 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X " "Found entity 1: MUX4X" {  } { { "GenMux.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/GenMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Comparator-bhv " "Found design unit 1: Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Comparator " "Found entity 1: Binary_Comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311875 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Add1.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273311901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273311901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541273312178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32 Add32:inst4 " "Elaborating entity \"Add32\" for hierarchy \"Add32:inst4\"" {  } { { "pipemult.bdf" "inst4" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 392 432 600 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273312207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8 Add32:inst4\|Add8:inst4 " "Elaborating entity \"Add8\" for hierarchy \"Add32:inst4\|Add8:inst4\"" {  } { { "Add32.bdf" "inst4" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add32.bdf" { { 408 520 672 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273312209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add1 Add32:inst4\|Add8:inst4\|Add1:inst7 " "Elaborating entity \"Add1\" for hierarchy \"Add32:inst4\|Add8:inst4\|Add1:inst7\"" {  } { { "Add8.bdf" "inst7" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add8.bdf" { { 872 576 696 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273312213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X MUX4X:inst10 " "Elaborating entity \"MUX4X\" for hierarchy \"MUX4X:inst10\"" {  } { { "pipemult.bdf" "inst10" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 496 936 1136 640 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273312268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst3 " "Elaborating entity \"ram\" for hierarchy \"ram:inst3\"" {  } { { "pipemult.bdf" "inst3" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 192 440 632 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273312272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst " "Elaborating entity \"mult\" for hierarchy \"mult:inst\"" {  } { { "pipemult.bdf" "inst" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 56 184 352 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273312282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313223 ""}  } { { "mult.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541273313223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/mult_blo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:inst5 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:inst5\"" {  } { { "pipemult.bdf" "inst5" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 528 448 648 640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.v" "ALTSQRT_component" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:inst5\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT:inst5\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273313355 ""}  } { { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541273313355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313602 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273313927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273313927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273313950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_54c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314448 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_44c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_34c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_24c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273314962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273314962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273314970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_14c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273315146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273315146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_04c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273315332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273315332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273315521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273315521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315849 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273315992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\"" {  } { { "altsqrt.tdf" "q_final_dff" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff SQRT:inst5\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\", which is child of megafunction instantiation \"SQRT:inst5\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 119 2 0 } } { "SQRT.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_Comparator Binary_Comparator:inst6 " "Elaborating entity \"Binary_Comparator\" for hierarchy \"Binary_Comparator:inst6\"" {  } { { "pipemult.bdf" "inst6" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 704 448 648 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273316360 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1541273316943 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1541273316943 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst3\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst3\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541273317257 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1541273317257 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541273317257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst3\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram:inst3\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273318186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst3\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram:inst3\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541273318186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541273318186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541273318363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273318363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541273319330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541273321782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541273321782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "918 " "Implemented 918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541273323785 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541273323785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541273323785 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541273323785 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1541273323785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541273323785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541273323831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:28:43 2018 " "Processing ended: Sat Nov 03 12:28:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541273323831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541273323831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541273323831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541273323831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541273617227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541273617227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541273617255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541273617309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541273617309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541273617616 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541273617721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541273617721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541273617725 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541273617725 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541273617728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541273617731 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "165 167 " "No exact pin location assignment(s) for 165 pins of 167 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541273617996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541273618032 ""}  } { { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541273618032 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 32 0 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 32 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541273619795 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541273619795 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "133 unused 2.5V 62 71 0 " "Number of I/O pins in group: 133 (unused VREF, 2.5V VCCIO, 62 input, 71 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541273619795 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541273619795 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541273619795 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 0 36 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 0 24 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 0 24 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541273619797 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541273619797 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541273619797 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ALUout " "Node \"ALUout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALUout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541273620493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CCout " "Node \"CCout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CCout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541273620493 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1541273620493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541273620493 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1541273621556 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 MAX 10 " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[31\] 3.3-V LVCMOS K15 " "Pin A\[31\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[30\] 3.3-V LVCMOS E11 " "Pin A\[30\] uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[28\] 3.3-V LVCMOS C8 " "Pin A\[28\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[26\] 3.3-V LVCMOS E10 " "Pin A\[26\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[24\] 3.3-V LVCMOS C7 " "Pin A\[24\] uses I/O standard 3.3-V LVCMOS at C7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[22\] 3.3-V LVCMOS J10 " "Pin A\[22\] uses I/O standard 3.3-V LVCMOS at J10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[20\] 3.3-V LVCMOS B7 " "Pin A\[20\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVCMOS H11 " "Pin A\[18\] uses I/O standard 3.3-V LVCMOS at H11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVCMOS A6 " "Pin A\[16\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS D8 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS A5 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS A4 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS D10 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS C6 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS E9 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS A2 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS A3 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS B3 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS B5 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS B4 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS C4 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS E8 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS C5 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS F7 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at F7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS D5 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVCMOS B2 " "Pin A\[17\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVCMOS B1 " "Pin A\[19\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[21\] 3.3-V LVCMOS D6 " "Pin A\[21\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[23\] 3.3-V LVCMOS C3 " "Pin A\[23\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[25\] 3.3-V LVCMOS E6 " "Pin A\[25\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[27\] 3.3-V LVCMOS C2 " "Pin A\[27\] uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[29\] 3.3-V LVCMOS D7 " "Pin A\[29\] uses I/O standard 3.3-V LVCMOS at D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS D9 " "Pin reset uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 960 -56 112 976 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541273621623 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541273621623 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1541273621629 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1541273621803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 10 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541273621831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:33:41 2018 " "Processing ended: Sat Nov 03 12:33:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541273621831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541273621831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541273621831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541273621831 ""}
