// Seed: 2222536393
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri id_8,
    output wor id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    input wor id_14,
    input wand id_15,
    input tri0 id_16,
    output tri id_17,
    input wor id_18,
    output supply0 id_19,
    input supply0 id_20,
    input wor id_21
);
  assign id_6 = id_10;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri id_9,
    output tri id_10
);
  module_0(
      id_3,
      id_3,
      id_1,
      id_9,
      id_7,
      id_1,
      id_10,
      id_6,
      id_3,
      id_10,
      id_3,
      id_9,
      id_6,
      id_3,
      id_4,
      id_9,
      id_3,
      id_7,
      id_4,
      id_10,
      id_3,
      id_9
  );
  assign id_2 = id_3;
endmodule
