{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668001817793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  9 22:50:17 2022 " "Processing started: Wed Nov  9 22:50:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668001817796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668001817796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --do_report_timing --model=slow --temperature=85 --voltage=1100 risc16b_top " "Command: quartus_sta --do_report_timing --model=slow --temperature=85 --voltage=1100 risc16b_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668001817796 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668001817851 ""}
{ "Info" "0" "" "Using timing model slow" {  } {  } 0 0 "Using timing model slow" 0 0 "Timing Analyzer" 0 0 1668001817852 ""}
{ "Info" "0" "" "Using operating voltage 1100" {  } {  } 0 0 "Using operating voltage 1100" 0 0 "Timing Analyzer" 0 0 1668001817852 ""}
{ "Info" "0" "" "Using operating temperature 85" {  } {  } 0 0 "Using operating temperature 85" 0 0 "Timing Analyzer" 0 0 1668001817852 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1668001818424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.1V " "Core supply voltage is 1.1V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668001818426 ""}
{ "Info" "ISTA_SDC_FOUND" "risc16b_top.sdc " "Reading SDC File: 'risc16b_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668001818953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668001818990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821066 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668001821069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668001821163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668001821163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.005 " "Worst-case setup slack is -7.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.005              -7.005 vclk  " "   -7.005              -7.005 vclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 processor_clk  " "    0.012               0.000 processor_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 sys_clk  " "    0.961               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.012               0.000 clk_div16  " "   75.012               0.000 clk_div16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668001821176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk_div16  " "    0.329               0.000 clk_div16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 processor_clk  " "    0.329               0.000 processor_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 sys_clk  " "    0.374               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.303               0.000 vclk  " "    9.303               0.000 vclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668001821197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668001821210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668001821222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.834 " "Worst-case minimum pulse width slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 processor_clk  " "    0.834               0.000 processor_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 sys_clk  " "    1.438               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.764               0.000 clk_div16  " "   38.764               0.000 clk_div16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668001821238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668001821238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668001821286 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.005 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.005" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vclk\}\] " "-to_clock \[get_clocks \{vclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -7.005 (VIOLATED) " "Path #1: Setup slack is -7.005 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE~DUPLICATE " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UART_TX " "To Node      : UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vclk " "Latch Clock  : vclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      4.463  R        clock network delay " "     4.463      4.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE~DUPLICATE " "     4.463      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_IDLE~DUPLICATE\|q " "     4.463      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_IDLE~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.757      0.294 RR    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|datae " "     4.757      0.294 RR    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.025      0.268 RF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout " "     5.025      0.268 RF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.983      3.958 FF    IC  UART_TX~output\|i " "     8.983      3.958 FF    IC  UART_TX~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.865      2.882 FF  CELL  UART_TX~output\|o " "    11.865      2.882 FF  CELL  UART_TX~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.865      0.000 FF  CELL  UART_TX " "    11.865      0.000 FF  CELL  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000  R        clock network delay " "     5.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.860     -0.140           clock uncertainty " "     4.860     -0.140           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.860      0.000  F  oExt  UART_TX " "     4.860      0.000  F  oExt  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.865 " "Data Arrival Time  :    11.865" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.860 " "Data Required Time :     4.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -7.005 (VIOLATED) " "Slack              :    -7.005 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.012 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{processor_clk\}\] " "-to_clock \[get_clocks \{processor_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.012  " "Path #1: Setup slack is 0.012 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|d_addr\[5\] " "From Node    : risc16b:risc16b_inst\|d_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|if_pc\[0\] " "To Node      : risc16b:risc16b_inst\|if_pc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : processor_clk " "Launch Clock : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : processor_clk " "Latch Clock  : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      6.253  R        clock network delay " "     6.253      6.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      0.000     uTco  risc16b:risc16b_inst\|d_addr\[5\] " "     6.253      0.000     uTco  risc16b:risc16b_inst\|d_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      0.000 FF  CELL  risc16b_inst\|d_addr\[5\]\|q " "     6.253      0.000 FF  CELL  risc16b_inst\|d_addr\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.685      0.432 FF    IC  risc16b_inst\|Equal1~0\|datad " "     6.685      0.432 FF    IC  risc16b_inst\|Equal1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.190      0.505 FF  CELL  risc16b_inst\|Equal1~0\|combout " "     7.190      0.505 FF  CELL  risc16b_inst\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.222      1.032 FF    IC  risc16b_inst\|Equal1~1\|datad " "     8.222      1.032 FF    IC  risc16b_inst\|Equal1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.733      0.511 FF  CELL  risc16b_inst\|Equal1~1\|combout " "     8.733      0.511 FF  CELL  risc16b_inst\|Equal1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.513      0.780 FF    IC  risc16b_inst\|if_pc~15\|datac " "     9.513      0.780 FF    IC  risc16b_inst\|if_pc~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.021      0.508 FF  CELL  risc16b_inst\|if_pc~15\|combout " "    10.021      0.508 FF  CELL  risc16b_inst\|if_pc~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.246      0.225 FF    IC  risc16b_inst\|if_pc\[0\]~feeder\|dataf " "    10.246      0.225 FF    IC  risc16b_inst\|if_pc\[0\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.076 FF  CELL  risc16b_inst\|if_pc\[0\]~feeder\|combout " "    10.322      0.076 FF  CELL  risc16b_inst\|if_pc\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.000 FF    IC  risc16b_inst\|if_pc\[0\]\|d " "    10.322      0.000 FF    IC  risc16b_inst\|if_pc\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.584      0.262 FF  CELL  risc16b:risc16b_inst\|if_pc\[0\] " "    10.584      0.262 FF  CELL  risc16b:risc16b_inst\|if_pc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.395      5.395  R        clock network delay " "    10.395      5.395  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.986      0.591           clock pessimism removed " "    10.986      0.591           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.596     -0.390           clock uncertainty " "    10.596     -0.390           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.596      0.000     uTsu  risc16b:risc16b_inst\|if_pc\[0\] " "    10.596      0.000     uTsu  risc16b:risc16b_inst\|if_pc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.584 " "Data Arrival Time  :    10.584" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.596 " "Data Required Time :    10.596" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.012  " "Slack              :     0.012 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.961 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.961" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.961  " "Path #1: Setup slack is 0.961 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[1\]~DUPLICATE " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_reg_file:uart_reg_file_0\|ep_r_data\[11\] " "To Node      : uart_reg_file:uart_reg_file_0\|ep_r_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      4.472  R        clock network delay " "     4.472      4.472  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[1\]~DUPLICATE " "     4.472      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|ep_r_addr\[1\]~DUPLICATE\|q " "     4.472      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|ep_r_addr\[1\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.485      1.013 FF    IC  uart_reg_file_0\|always3~1\|datac " "     5.485      1.013 FF    IC  uart_reg_file_0\|always3~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.069      0.584 FF  CELL  uart_reg_file_0\|always3~1\|combout " "     6.069      0.584 FF  CELL  uart_reg_file_0\|always3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.207      1.138 FF    IC  uart_reg_file_0\|ep_r_data\[11\]\|sload " "     7.207      1.138 FF    IC  uart_reg_file_0\|ep_r_data\[11\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.096      0.889 FR  CELL  uart_reg_file:uart_reg_file_0\|ep_r_data\[11\] " "     8.096      0.889 FR  CELL  uart_reg_file:uart_reg_file_0\|ep_r_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.086      4.086  R        clock network delay " "     9.086      4.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.337      0.251           clock pessimism removed " "     9.337      0.251           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.057     -0.280           clock uncertainty " "     9.057     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.057      0.000     uTsu  uart_reg_file:uart_reg_file_0\|ep_r_data\[11\] " "     9.057      0.000     uTsu  uart_reg_file:uart_reg_file_0\|ep_r_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.096 " "Data Arrival Time  :     8.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.057 " "Data Required Time :     9.057" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.961  " "Slack              :     0.961 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 75.012 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 75.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_div16\}\] " "-to_clock \[get_clocks \{clk_div16\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 75.012  " "Path #1: Setup slack is 75.012 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|d_addr\[5\] " "From Node    : risc16b:risc16b_inst\|d_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|if_pc\[0\] " "To Node      : risc16b:risc16b_inst\|if_pc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_div16 " "Launch Clock : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_div16 " "Latch Clock  : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      6.253  R        clock network delay " "     6.253      6.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      0.000     uTco  risc16b:risc16b_inst\|d_addr\[5\] " "     6.253      0.000     uTco  risc16b:risc16b_inst\|d_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      0.000 FF  CELL  risc16b_inst\|d_addr\[5\]\|q " "     6.253      0.000 FF  CELL  risc16b_inst\|d_addr\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.685      0.432 FF    IC  risc16b_inst\|Equal1~0\|datad " "     6.685      0.432 FF    IC  risc16b_inst\|Equal1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.190      0.505 FF  CELL  risc16b_inst\|Equal1~0\|combout " "     7.190      0.505 FF  CELL  risc16b_inst\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.222      1.032 FF    IC  risc16b_inst\|Equal1~1\|datad " "     8.222      1.032 FF    IC  risc16b_inst\|Equal1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.733      0.511 FF  CELL  risc16b_inst\|Equal1~1\|combout " "     8.733      0.511 FF  CELL  risc16b_inst\|Equal1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.513      0.780 FF    IC  risc16b_inst\|if_pc~15\|datac " "     9.513      0.780 FF    IC  risc16b_inst\|if_pc~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.021      0.508 FF  CELL  risc16b_inst\|if_pc~15\|combout " "    10.021      0.508 FF  CELL  risc16b_inst\|if_pc~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.246      0.225 FF    IC  risc16b_inst\|if_pc\[0\]~feeder\|dataf " "    10.246      0.225 FF    IC  risc16b_inst\|if_pc\[0\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.076 FF  CELL  risc16b_inst\|if_pc\[0\]~feeder\|combout " "    10.322      0.076 FF  CELL  risc16b_inst\|if_pc\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.000 FF    IC  risc16b_inst\|if_pc\[0\]\|d " "    10.322      0.000 FF    IC  risc16b_inst\|if_pc\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.584      0.262 FF  CELL  risc16b:risc16b_inst\|if_pc\[0\] " "    10.584      0.262 FF  CELL  risc16b:risc16b_inst\|if_pc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.395      5.395  R        clock network delay " "    85.395      5.395  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.986      0.591           clock pessimism removed " "    85.986      0.591           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.596     -0.390           clock uncertainty " "    85.596     -0.390           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.596      0.000     uTsu  risc16b:risc16b_inst\|if_pc\[0\] " "    85.596      0.000     uTsu  risc16b:risc16b_inst\|if_pc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.584 " "Data Arrival Time  :    10.584" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    85.596 " "Data Required Time :    85.596" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    75.012  " "Slack              :    75.012 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821311 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_div16\}\] " "-to_clock \[get_clocks \{clk_div16\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.329  " "Path #1: Hold slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|pixel_addr\[13\] " "From Node    : risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|pixel_addr\[13\] " "To Node      : risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_div16 " "Launch Clock : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_div16 " "Latch Clock  : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      5.283  R        clock network delay " "     5.283      5.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      0.000     uTco  risc16b:risc16b_inst\|pixel_addr\[13\] " "     5.283      0.000     uTco  risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      0.000 FF  CELL  risc16b_inst\|pixel_addr\[13\]\|q " "     5.283      0.000 FF  CELL  risc16b_inst\|pixel_addr\[13\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.511      0.228 FF    IC  risc16b_inst\|Add1~49\|datac " "     5.511      0.228 FF    IC  risc16b_inst\|Add1~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.742      0.231 FR  CELL  risc16b_inst\|Add1~49\|sumout " "     5.742      0.231 FR  CELL  risc16b_inst\|Add1~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.742      0.000 RR    IC  risc16b_inst\|pixel_addr\[13\]\|d " "     5.742      0.000 RR    IC  risc16b_inst\|pixel_addr\[13\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.812      0.070 RR  CELL  risc16b:risc16b_inst\|pixel_addr\[13\] " "     5.812      0.070 RR  CELL  risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.181      6.181  R        clock network delay " "     6.181      6.181  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483     -0.698           clock pessimism removed " "     5.483     -0.698           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.000           clock uncertainty " "     5.483      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.000      uTh  risc16b:risc16b_inst\|pixel_addr\[13\] " "     5.483      0.000      uTh  risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.812 " "Data Arrival Time  :     5.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.483 " "Data Required Time :     5.483" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{processor_clk\}\] " "-to_clock \[get_clocks \{processor_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.329  " "Path #1: Hold slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|pixel_addr\[13\] " "From Node    : risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|pixel_addr\[13\] " "To Node      : risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : processor_clk " "Launch Clock : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : processor_clk " "Latch Clock  : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      5.283  R        clock network delay " "     5.283      5.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      0.000     uTco  risc16b:risc16b_inst\|pixel_addr\[13\] " "     5.283      0.000     uTco  risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      0.000 FF  CELL  risc16b_inst\|pixel_addr\[13\]\|q " "     5.283      0.000 FF  CELL  risc16b_inst\|pixel_addr\[13\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.511      0.228 FF    IC  risc16b_inst\|Add1~49\|datac " "     5.511      0.228 FF    IC  risc16b_inst\|Add1~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.742      0.231 FR  CELL  risc16b_inst\|Add1~49\|sumout " "     5.742      0.231 FR  CELL  risc16b_inst\|Add1~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.742      0.000 RR    IC  risc16b_inst\|pixel_addr\[13\]\|d " "     5.742      0.000 RR    IC  risc16b_inst\|pixel_addr\[13\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.812      0.070 RR  CELL  risc16b:risc16b_inst\|pixel_addr\[13\] " "     5.812      0.070 RR  CELL  risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.181      6.181  R        clock network delay " "     6.181      6.181  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483     -0.698           clock pessimism removed " "     5.483     -0.698           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.000           clock uncertainty " "     5.483      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.000      uTh  risc16b:risc16b_inst\|pixel_addr\[13\] " "     5.483      0.000      uTh  risc16b:risc16b_inst\|pixel_addr\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.812 " "Data Arrival Time  :     5.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.483 " "Data Required Time :     5.483" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821319 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.374 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.374" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.374  " "Path #1: Hold slack is 0.374 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT4 " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT5 " "To Node      : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      4.102  R        clock network delay " "     4.102      4.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT4 " "     4.102      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_BIT4\|q " "     4.102      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_BIT4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      0.343 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state~51\|dataf " "     4.445      0.343 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state~51\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.494      0.049 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state~51\|combout " "     4.494      0.049 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.494      0.000 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_BIT5\|d " "     4.494      0.000 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_BIT5\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.562      0.068 FF  CELL  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT5 " "     4.562      0.068 FF  CELL  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      4.463  R        clock network delay " "     4.463      4.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188     -0.275           clock pessimism removed " "     4.188     -0.275           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000           clock uncertainty " "     4.188      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000      uTh  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT5 " "     4.188      0.000      uTh  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_BIT5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.562 " "Data Arrival Time  :     4.562" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.188 " "Data Required Time :     4.188" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.374  " "Slack              :     0.374 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 9.303 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 9.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vclk\}\] " "-to_clock \[get_clocks \{vclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 9.303  " "Path #1: Hold slack is 9.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\] " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UART_TX " "To Node      : UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vclk " "Latch Clock  : vclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.084      4.084  R        clock network delay " "     4.084      4.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.084      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\] " "     4.084      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.084      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[0\]\|q " "     4.084      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.367      0.283 RR    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|dataf " "     4.367      0.283 RR    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.424      0.057 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout " "     4.424      0.057 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.694      2.270 RR    IC  UART_TX~output\|i " "     6.694      2.270 RR    IC  UART_TX~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.443      2.749 RR  CELL  UART_TX~output\|o " "     9.443      2.749 RR  CELL  UART_TX~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.443      0.000 RR  CELL  UART_TX " "     9.443      0.000 RR  CELL  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.140      0.140           clock uncertainty " "     0.140      0.140           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.140      0.000  R  oExt  UART_TX " "     0.140      0.000  R  oExt  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.443 " "Data Arrival Time  :     9.443" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.140 " "Data Required Time :     0.140" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.303  " "Slack              :     9.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1668001821323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668001821323 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668001821832 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668001821833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668001822027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  9 22:50:22 2022 " "Processing ended: Wed Nov  9 22:50:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668001822027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668001822027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668001822027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668001822027 ""}
