

================================================================
== Vitis HLS Report for 'ban_interface'
================================================================
* Date:           Wed Feb  9 16:08:36 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       57|  10.000 ns|  0.570 us|    2|   58|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 139
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 7 18 23 26 28 31 62 64 120 121 134 137 138 
2 --> 3 
3 --> 120 
4 --> 5 
5 --> 6 
6 --> 120 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 120 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 120 
23 --> 24 
24 --> 25 
25 --> 120 
26 --> 27 
27 --> 120 
28 --> 29 
29 --> 30 
30 --> 120 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 120 
62 --> 63 
63 --> 120 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 120 
134 --> 135 
135 --> 136 
136 --> 120 
137 --> 120 
138 --> 139 
139 --> 120 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 141 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op" [../src/ban_interface.cpp:4]   --->   Operation 150 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op" [../src/ban_interface.cpp:4]   --->   Operation 151 'read' 'f_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1" [../src/ban_interface.cpp:10]   --->   Operation 152 'read' 'b_op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2" [../src/ban_interface.cpp:10]   --->   Operation 153 'read' 'b_op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.82ns)   --->   "%switch_ln8 = switch i32 %op_read, void %._crit_edge, i32 0, void, i32 1, void, i32 2, void, i32 3, void %_ifconv, i32 4, void %_ifconv36, i32 5, void %_ifconv73, i32 6, void, i32 7, void %_ifconv77, i32 8, void %_ifconv86, i32 9, void %_ifconv95, i32 10, void %_ifconv140, i32 11, void %_ifconv185, i32 12, void %_ifconv230, i32 13, void, i32 14, void, i32 15, void %_ifconv275, i32 16, void %_ifconv312, i32 17, void %_ifconv349, i32 18, void %_ifconv358, i32 19, void %_ifconv367, i32 20, void %_ifconv408, i32 21, void %_ifconv506, i32 22, void %_ifconv604" [../src/ban_interface.cpp:8]   --->   Operation 154 'switch' 'switch_ln8' <Predicate = true> <Delay = 0.82>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 155 'partselect' 'trunc_ln7' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.35ns)   --->   "%xor_ln140 = xor i32 %trunc_ln7, i32 2147483648" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 156 'xor' 'xor_ln140' <Predicate = (op_read == 4)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 55> <Delay = 2.78>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln236_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:236]   --->   Operation 157 'partselect' 'trunc_ln236_1' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln236_1 = bitcast i32 %trunc_ln236_1" [../src/ban_s3.cpp:236]   --->   Operation 158 'bitcast' 'bitcast_ln236_1' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (2.78ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln236_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 159 'fcmp' 'tmp_161' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln239_4 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 160 'bitcast' 'bitcast_ln239_4' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln239_4, i32 23, i32 30" [../src/ban_s3.cpp:239]   --->   Operation 161 'partselect' 'tmp_162' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln239_4 = trunc i32 %bitcast_ln239_4" [../src/ban_s3.cpp:239]   --->   Operation 162 'trunc' 'trunc_ln239_4' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.84ns)   --->   "%icmp_ln239_16 = icmp_ne  i8 %tmp_162, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 163 'icmp' 'icmp_ln239_16' <Predicate = (op_read == 22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (1.05ns)   --->   "%icmp_ln239_17 = icmp_eq  i23 %trunc_ln239_4, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 164 'icmp' 'icmp_ln239_17' <Predicate = (op_read == 22)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.28ns)   --->   "%or_ln239_37 = or i1 %icmp_ln239_17, i1 %icmp_ln239_16" [../src/ban_s3.cpp:239]   --->   Operation 165 'or' 'or_ln239_37' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [2/2] (2.78ns)   --->   "%tmp_163 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 166 'fcmp' 'tmp_163' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [2/2] (2.78ns)   --->   "%tmp_164 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 167 'fcmp' 'tmp_164' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [2/2] (2.78ns)   --->   "%tmp_165 = fcmp_olt  i32 %bitcast_ln236_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 168 'fcmp' 'tmp_165' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [2/2] (2.78ns)   --->   "%tmp_166 = fcmp_oeq  i32 %bitcast_ln236_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 169 'fcmp' 'tmp_166' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln239_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:239]   --->   Operation 170 'partselect' 'trunc_ln239_1' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln239_1 = bitcast i32 %trunc_ln239_1" [../src/ban_s3.cpp:239]   --->   Operation 171 'bitcast' 'bitcast_ln239_1' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (2.78ns)   --->   "%tmp_168 = fcmp_olt  i32 %bitcast_ln239_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 172 'fcmp' 'tmp_168' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [2/2] (2.78ns)   --->   "%tmp_169 = fcmp_oeq  i32 %bitcast_ln239_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 173 'fcmp' 'tmp_169' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln239_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:239]   --->   Operation 174 'partselect' 'trunc_ln239_5' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln239_5 = bitcast i32 %trunc_ln239_5" [../src/ban_s3.cpp:239]   --->   Operation 175 'bitcast' 'bitcast_ln239_5' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_2 : Operation 176 [2/2] (2.78ns)   --->   "%tmp_171 = fcmp_olt  i32 %bitcast_ln239_5, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 176 'fcmp' 'tmp_171' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 177 'partselect' 'trunc_ln27_5' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %trunc_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 178 'bitcast' 'bitcast_ln27_1' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln27_15 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 179 'bitcast' 'bitcast_ln27_15' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_15, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 180 'partselect' 'tmp_147' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln27_33 = trunc i32 %bitcast_ln27_15" [../src/ban_s3.cpp:27]   --->   Operation 181 'trunc' 'trunc_ln27_33' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.84ns)   --->   "%icmp_ln27_30 = icmp_ne  i8 %tmp_147, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 182 'icmp' 'icmp_ln27_30' <Predicate = (op_read == 21)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.05ns)   --->   "%icmp_ln27_31 = icmp_eq  i23 %trunc_ln27_33, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 183 'icmp' 'icmp_ln27_31' <Predicate = (op_read == 21)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.28ns)   --->   "%or_ln27_18 = or i1 %icmp_ln27_31, i1 %icmp_ln27_30" [../src/ban_s3.cpp:27]   --->   Operation 184 'or' 'or_ln27_18' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [2/2] (2.78ns)   --->   "%tmp_148 = fcmp_oeq  i32 %bitcast_ln27_1, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 185 'fcmp' 'tmp_148' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [2/2] (2.78ns)   --->   "%tmp_149 = fcmp_olt  i32 %bitcast_ln27_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 186 'fcmp' 'tmp_149' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 187 'partselect' 'trunc_ln27_9' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i32 %trunc_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 188 'bitcast' 'bitcast_ln27_5' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (2.78ns)   --->   "%tmp_151 = fcmp_oeq  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 189 'fcmp' 'tmp_151' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 190 'partselect' 'trunc_ln27_13' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln27_9 = bitcast i32 %trunc_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 191 'bitcast' 'bitcast_ln27_9' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (2.78ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln27_9, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 192 'fcmp' 'tmp_153' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [2/2] (2.78ns)   --->   "%tmp_154 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 193 'fcmp' 'tmp_154' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [2/2] (2.78ns)   --->   "%tmp_155 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 194 'fcmp' 'tmp_155' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [2/2] (2.78ns)   --->   "%tmp_156 = fcmp_olt  i32 %bitcast_ln27_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 195 'fcmp' 'tmp_156' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [2/2] (2.78ns)   --->   "%tmp_157 = fcmp_olt  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 196 'fcmp' 'tmp_157' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [2/2] (2.78ns)   --->   "%tmp_158 = fcmp_olt  i32 %bitcast_ln27_9, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 197 'fcmp' 'tmp_158' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [2/2] (2.78ns)   --->   "%tmp_159 = fcmp_ole  i32 %bitcast_ln27_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 198 'fcmp' 'tmp_159' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 199 'partselect' 'trunc_ln27_3' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 200 'bitcast' 'bitcast_ln27' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln27_14 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 201 'bitcast' 'bitcast_ln27_14' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_14, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 202 'partselect' 'tmp_133' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln27_31 = trunc i32 %bitcast_ln27_14" [../src/ban_s3.cpp:27]   --->   Operation 203 'trunc' 'trunc_ln27_31' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.84ns)   --->   "%icmp_ln27_22 = icmp_ne  i8 %tmp_133, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 204 'icmp' 'icmp_ln27_22' <Predicate = (op_read == 20)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (1.05ns)   --->   "%icmp_ln27_23 = icmp_eq  i23 %trunc_ln27_31, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 205 'icmp' 'icmp_ln27_23' <Predicate = (op_read == 20)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.28ns)   --->   "%or_ln27_13 = or i1 %icmp_ln27_23, i1 %icmp_ln27_22" [../src/ban_s3.cpp:27]   --->   Operation 206 'or' 'or_ln27_13' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [2/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %bitcast_ln27, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 207 'fcmp' 'tmp_134' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [2/2] (2.78ns)   --->   "%tmp_135 = fcmp_olt  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 208 'fcmp' 'tmp_135' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 209 'partselect' 'trunc_ln27_8' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i32 %trunc_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 210 'bitcast' 'bitcast_ln27_4' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (2.78ns)   --->   "%tmp_137 = fcmp_oeq  i32 %bitcast_ln27_4, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 211 'fcmp' 'tmp_137' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 212 'partselect' 'trunc_ln27_12' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast i32 %trunc_ln27_12" [../src/ban_s3.cpp:27]   --->   Operation 213 'bitcast' 'bitcast_ln27_8' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (2.78ns)   --->   "%tmp_139 = fcmp_oeq  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 214 'fcmp' 'tmp_139' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [2/2] (2.78ns)   --->   "%tmp_140 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 215 'fcmp' 'tmp_140' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [2/2] (2.78ns)   --->   "%tmp_141 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 216 'fcmp' 'tmp_141' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [2/2] (2.78ns)   --->   "%tmp_142 = fcmp_olt  i32 %bitcast_ln27, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 217 'fcmp' 'tmp_142' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [2/2] (2.78ns)   --->   "%tmp_143 = fcmp_olt  i32 %bitcast_ln27_4, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 218 'fcmp' 'tmp_143' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [2/2] (2.78ns)   --->   "%tmp_144 = fcmp_olt  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 219 'fcmp' 'tmp_144' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [2/2] (2.78ns)   --->   "%tmp_145 = fcmp_ole  i32 %bitcast_ln27, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 220 'fcmp' 'tmp_145' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:236]   --->   Operation 221 'partselect' 'trunc_ln16' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln236 = bitcast i32 %trunc_ln16" [../src/ban_s3.cpp:236]   --->   Operation 222 'bitcast' 'bitcast_ln236' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 223 [2/2] (2.78ns)   --->   "%tmp_121 = fcmp_olt  i32 %bitcast_ln236, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 223 'fcmp' 'tmp_121' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln239_3 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 224 'bitcast' 'bitcast_ln239_3' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln239_3, i32 23, i32 30" [../src/ban_s3.cpp:239]   --->   Operation 225 'partselect' 'tmp_122' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i32 %bitcast_ln239_3" [../src/ban_s3.cpp:239]   --->   Operation 226 'trunc' 'trunc_ln239' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.84ns)   --->   "%icmp_ln239_8 = icmp_ne  i8 %tmp_122, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 227 'icmp' 'icmp_ln239_8' <Predicate = (op_read == 19)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (1.05ns)   --->   "%icmp_ln239_9 = icmp_eq  i23 %trunc_ln239, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 228 'icmp' 'icmp_ln239_9' <Predicate = (op_read == 19)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.28ns)   --->   "%or_ln239_5 = or i1 %icmp_ln239_9, i1 %icmp_ln239_8" [../src/ban_s3.cpp:239]   --->   Operation 229 'or' 'or_ln239_5' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [2/2] (2.78ns)   --->   "%tmp_123 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 230 'fcmp' 'tmp_123' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [2/2] (2.78ns)   --->   "%tmp_124 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 231 'fcmp' 'tmp_124' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [2/2] (2.78ns)   --->   "%tmp_125 = fcmp_olt  i32 %bitcast_ln236, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 232 'fcmp' 'tmp_125' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [2/2] (2.78ns)   --->   "%tmp_126 = fcmp_oeq  i32 %bitcast_ln236, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 233 'fcmp' 'tmp_126' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:239]   --->   Operation 234 'partselect' 'trunc_ln17' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln239 = bitcast i32 %trunc_ln17" [../src/ban_s3.cpp:239]   --->   Operation 235 'bitcast' 'bitcast_ln239' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (2.78ns)   --->   "%tmp_128 = fcmp_olt  i32 %bitcast_ln239, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 236 'fcmp' 'tmp_128' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [2/2] (2.78ns)   --->   "%tmp_129 = fcmp_oeq  i32 %bitcast_ln239, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 237 'fcmp' 'tmp_129' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln239_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:239]   --->   Operation 238 'partselect' 'trunc_ln239_2' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln239_2 = bitcast i32 %trunc_ln239_2" [../src/ban_s3.cpp:239]   --->   Operation 239 'bitcast' 'bitcast_ln239_2' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_2 : Operation 240 [2/2] (2.78ns)   --->   "%tmp_131 = fcmp_olt  i32 %bitcast_ln239_2, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 240 'fcmp' 'tmp_131' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 56> <Delay = 5.65>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln234_1 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:234]   --->   Operation 241 'trunc' 'trunc_ln234_1' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%pl_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:235]   --->   Operation 242 'bitselect' 'pl_3' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.99ns)   --->   "%icmp_ln239_1 = icmp_slt  i32 %trunc_ln234_1, i32 1" [../src/ban_s3.cpp:239]   --->   Operation 243 'icmp' 'icmp_ln239_1' <Predicate = (op_read == 22)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:239]   --->   Operation 244 'partselect' 'tmp_160' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln239_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:239]   --->   Operation 245 'partselect' 'trunc_ln239_7' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.84ns)   --->   "%icmp_ln239_14 = icmp_ne  i8 %tmp_160, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 246 'icmp' 'icmp_ln239_14' <Predicate = (op_read == 22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (1.05ns)   --->   "%icmp_ln239_15 = icmp_eq  i23 %trunc_ln239_7, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 247 'icmp' 'icmp_ln239_15' <Predicate = (op_read == 22)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.28ns)   --->   "%or_ln239_36 = or i1 %icmp_ln239_15, i1 %icmp_ln239_14" [../src/ban_s3.cpp:239]   --->   Operation 248 'or' 'or_ln239_36' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/2] (2.78ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln236_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 249 'fcmp' 'tmp_161' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.28ns)   --->   "%and_ln239_67 = and i1 %or_ln239_36, i1 %tmp_161" [../src/ban_s3.cpp:239]   --->   Operation 250 'and' 'and_ln239_67' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_1)   --->   "%xor_ln239_20 = xor i1 %and_ln239_67, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 251 'xor' 'xor_ln239_20' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_1 = or i1 %icmp_ln239_1, i1 %xor_ln239_20" [../src/ban_s3.cpp:239]   --->   Operation 252 'or' 'or_ln239_1' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/2] (2.78ns)   --->   "%tmp_163 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 253 'fcmp' 'tmp_163' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_38)   --->   "%and_ln239_68 = and i1 %or_ln239_37, i1 %tmp_163" [../src/ban_s3.cpp:239]   --->   Operation 254 'and' 'and_ln239_68' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/2] (2.78ns)   --->   "%tmp_164 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 255 'fcmp' 'tmp_164' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_38)   --->   "%and_ln239_69 = and i1 %or_ln239_37, i1 %tmp_164" [../src/ban_s3.cpp:239]   --->   Operation 256 'and' 'and_ln239_69' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_38)   --->   "%and_ln239_70 = and i1 %and_ln239_67, i1 %and_ln239_69" [../src/ban_s3.cpp:239]   --->   Operation 257 'and' 'and_ln239_70' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_38 = or i1 %and_ln239_68, i1 %and_ln239_70" [../src/ban_s3.cpp:239]   --->   Operation 258 'or' 'or_ln239_38' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.99ns)   --->   "%icmp_ln239_5 = icmp_eq  i32 %trunc_ln234_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 259 'icmp' 'icmp_ln239_5' <Predicate = (op_read == 22)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.28ns)   --->   "%and_ln239_71 = and i1 %or_ln239_36, i1 %or_ln239_37" [../src/ban_s3.cpp:239]   --->   Operation 260 'and' 'and_ln239_71' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/2] (2.78ns)   --->   "%tmp_165 = fcmp_olt  i32 %bitcast_ln236_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 261 'fcmp' 'tmp_165' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.28ns)   --->   "%and_ln239_72 = and i1 %and_ln239_71, i1 %tmp_165" [../src/ban_s3.cpp:239]   --->   Operation 262 'and' 'and_ln239_72' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/2] (2.78ns)   --->   "%tmp_166 = fcmp_oeq  i32 %bitcast_ln236_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 263 'fcmp' 'tmp_166' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.28ns)   --->   "%and_ln239_73 = and i1 %and_ln239_71, i1 %tmp_166" [../src/ban_s3.cpp:239]   --->   Operation 264 'and' 'and_ln239_73' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:239]   --->   Operation 265 'partselect' 'tmp_167' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln239_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:239]   --->   Operation 266 'partselect' 'trunc_ln239_9' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.84ns)   --->   "%icmp_ln239_18 = icmp_ne  i8 %tmp_167, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 267 'icmp' 'icmp_ln239_18' <Predicate = (op_read == 22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (1.05ns)   --->   "%icmp_ln239_19 = icmp_eq  i23 %trunc_ln239_9, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 268 'icmp' 'icmp_ln239_19' <Predicate = (op_read == 22)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.28ns)   --->   "%or_ln239_39 = or i1 %icmp_ln239_19, i1 %icmp_ln239_18" [../src/ban_s3.cpp:239]   --->   Operation 269 'or' 'or_ln239_39' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/2] (2.78ns)   --->   "%tmp_168 = fcmp_olt  i32 %bitcast_ln239_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 270 'fcmp' 'tmp_168' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.28ns)   --->   "%and_ln239_74 = and i1 %or_ln239_39, i1 %tmp_168" [../src/ban_s3.cpp:239]   --->   Operation 271 'and' 'and_ln239_74' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/2] (2.78ns)   --->   "%tmp_169 = fcmp_oeq  i32 %bitcast_ln239_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 272 'fcmp' 'tmp_169' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node out_66)   --->   "%and_ln239_75 = and i1 %or_ln239_39, i1 %tmp_169" [../src/ban_s3.cpp:239]   --->   Operation 273 'and' 'and_ln239_75' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:239]   --->   Operation 274 'partselect' 'tmp_170' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln239_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:239]   --->   Operation 275 'partselect' 'trunc_ln239_8' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.84ns)   --->   "%icmp_ln239_20 = icmp_ne  i8 %tmp_170, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 276 'icmp' 'icmp_ln239_20' <Predicate = (op_read == 22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (1.05ns)   --->   "%icmp_ln239_21 = icmp_eq  i23 %trunc_ln239_8, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 277 'icmp' 'icmp_ln239_21' <Predicate = (op_read == 22)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln235_1)   --->   "%or_ln239_40 = or i1 %icmp_ln239_21, i1 %icmp_ln239_20" [../src/ban_s3.cpp:239]   --->   Operation 278 'or' 'or_ln239_40' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/2] (2.78ns)   --->   "%tmp_171 = fcmp_olt  i32 %bitcast_ln239_5, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 279 'fcmp' 'tmp_171' <Predicate = (op_read == 22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln235_1)   --->   "%and_ln239_76 = and i1 %or_ln239_40, i1 %tmp_171" [../src/ban_s3.cpp:239]   --->   Operation 280 'and' 'and_ln239_76' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln235_1)   --->   "%and_ln235_11 = and i1 %or_ln239_1, i1 %pl_3" [../src/ban_s3.cpp:235]   --->   Operation 281 'and' 'and_ln235_11' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln235_1 = select i1 %and_ln235_11, i1 %or_ln239_38, i1 %and_ln239_76" [../src/ban_s3.cpp:235]   --->   Operation 282 'select' 'select_ln235_1' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_77)   --->   "%xor_ln239_21 = xor i1 %icmp_ln239_1, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 283 'xor' 'xor_ln239_21' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_77 = and i1 %and_ln239_67, i1 %xor_ln239_21" [../src/ban_s3.cpp:239]   --->   Operation 284 'and' 'and_ln239_77' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_78)   --->   "%or_ln239_41 = or i1 %select_ln235_1, i1 %and_ln239_77" [../src/ban_s3.cpp:239]   --->   Operation 285 'or' 'or_ln239_41' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_78)   --->   "%or_ln239_42 = or i1 %icmp_ln239_5, i1 %and_ln239_77" [../src/ban_s3.cpp:239]   --->   Operation 286 'or' 'or_ln239_42' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_78)   --->   "%or_ln239_43 = or i1 %or_ln239_42, i1 %pl_3" [../src/ban_s3.cpp:239]   --->   Operation 287 'or' 'or_ln239_43' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_78 = and i1 %or_ln239_41, i1 %or_ln239_43" [../src/ban_s3.cpp:239]   --->   Operation 288 'and' 'and_ln239_78' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_80)   --->   "%xor_ln235_5 = xor i1 %pl_3, i1 1" [../src/ban_s3.cpp:235]   --->   Operation 289 'xor' 'xor_ln235_5' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_80)   --->   "%and_ln239_79 = and i1 %icmp_ln239_5, i1 %xor_ln235_5" [../src/ban_s3.cpp:239]   --->   Operation 290 'and' 'and_ln239_79' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_80 = and i1 %and_ln239_79, i1 %or_ln239_1" [../src/ban_s3.cpp:239]   --->   Operation 291 'and' 'and_ln239_80' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_82)   --->   "%and_ln239_81 = and i1 %and_ln239_80, i1 %and_ln239_72" [../src/ban_s3.cpp:239]   --->   Operation 292 'and' 'and_ln239_81' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_82)   --->   "%or_ln239_44 = or i1 %and_ln239_81, i1 %and_ln239_78" [../src/ban_s3.cpp:239]   --->   Operation 293 'or' 'or_ln239_44' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_82)   --->   "%xor_ln239_22 = xor i1 %and_ln239_80, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 294 'xor' 'xor_ln239_22' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_82)   --->   "%or_ln239_45 = or i1 %and_ln239_73, i1 %xor_ln239_22" [../src/ban_s3.cpp:239]   --->   Operation 295 'or' 'or_ln239_45' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_82)   --->   "%or_ln239_46 = or i1 %or_ln239_45, i1 %and_ln239_72" [../src/ban_s3.cpp:239]   --->   Operation 296 'or' 'or_ln239_46' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_82 = and i1 %or_ln239_44, i1 %or_ln239_46" [../src/ban_s3.cpp:239]   --->   Operation 297 'and' 'and_ln239_82' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_84)   --->   "%xor_ln239_23 = xor i1 %and_ln239_72, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 298 'xor' 'xor_ln239_23' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_84)   --->   "%and_ln239_83 = and i1 %and_ln239_73, i1 %xor_ln239_23" [../src/ban_s3.cpp:239]   --->   Operation 299 'and' 'and_ln239_83' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_84 = and i1 %and_ln239_83, i1 %and_ln239_80" [../src/ban_s3.cpp:239]   --->   Operation 300 'and' 'and_ln239_84' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96)   --->   "%and_ln239_85 = and i1 %and_ln239_84, i1 %and_ln239_74" [../src/ban_s3.cpp:239]   --->   Operation 301 'and' 'and_ln239_85' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96)   --->   "%or_ln239_47 = or i1 %and_ln239_85, i1 %and_ln239_82" [../src/ban_s3.cpp:239]   --->   Operation 302 'or' 'or_ln239_47' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node out_66)   --->   "%or_ln239_48 = or i1 %and_ln239_75, i1 %and_ln239_74" [../src/ban_s3.cpp:239]   --->   Operation 303 'or' 'or_ln239_48' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node out_66)   --->   "%xor_ln239_24 = xor i1 %or_ln239_48, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 304 'xor' 'xor_ln239_24' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node out_66)   --->   "%and_ln239_86 = and i1 %and_ln239_84, i1 %xor_ln239_24" [../src/ban_s3.cpp:239]   --->   Operation 305 'and' 'and_ln239_86' <Predicate = (op_read == 22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln96 = xor i1 %or_ln239_47, i1 1" [../src/ban_s3.h:96]   --->   Operation 306 'xor' 'xor_ln96' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_66 = or i1 %and_ln239_86, i1 %xor_ln96" [../src/ban_s3.h:96]   --->   Operation 307 'or' 'out_66' <Predicate = (op_read == 22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i1 %out_66" [../src/ban_interface.cpp:98]   --->   Operation 308 'zext' 'zext_ln98' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.82ns)   --->   "%br_ln99 = br void %._crit_edge" [../src/ban_interface.cpp:99]   --->   Operation 309 'br' 'br_ln99' <Predicate = (op_read == 22)> <Delay = 0.82>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln27_32 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 310 'trunc' 'trunc_ln27_32' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.99ns)   --->   "%icmp_ln27_3 = icmp_ne  i32 %trunc_ln27_32, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 311 'icmp' 'icmp_ln27_3' <Predicate = (op_read == 21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 312 'partselect' 'tmp_146' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln27_27 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 313 'partselect' 'trunc_ln27_27' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.84ns)   --->   "%icmp_ln27_28 = icmp_ne  i8 %tmp_146, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 314 'icmp' 'icmp_ln27_28' <Predicate = (op_read == 21)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (1.05ns)   --->   "%icmp_ln27_29 = icmp_eq  i23 %trunc_ln27_27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 315 'icmp' 'icmp_ln27_29' <Predicate = (op_read == 21)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.28ns)   --->   "%or_ln27_17 = or i1 %icmp_ln27_29, i1 %icmp_ln27_28" [../src/ban_s3.cpp:27]   --->   Operation 316 'or' 'or_ln27_17' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.28ns)   --->   "%and_ln27_23 = and i1 %or_ln27_17, i1 %or_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 317 'and' 'and_ln27_23' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/2] (2.78ns)   --->   "%tmp_148 = fcmp_oeq  i32 %bitcast_ln27_1, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 318 'fcmp' 'tmp_148' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.28ns)   --->   "%and_ln27_24 = and i1 %and_ln27_23, i1 %tmp_148" [../src/ban_s3.cpp:27]   --->   Operation 319 'and' 'and_ln27_24' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%xor_ln27_7 = xor i1 %and_ln27_24, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 320 'xor' 'xor_ln27_7' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %xor_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 321 'or' 'or_ln27_1' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%pl_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:235]   --->   Operation 322 'bitselect' 'pl_2' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.99ns)   --->   "%icmp_ln239_3 = icmp_slt  i32 %trunc_ln27_32, i32 1" [../src/ban_s3.cpp:239]   --->   Operation 323 'icmp' 'icmp_ln239_3' <Predicate = (op_read == 21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/2] (2.78ns)   --->   "%tmp_149 = fcmp_olt  i32 %bitcast_ln27_1, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 324 'fcmp' 'tmp_149' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.28ns)   --->   "%and_ln239_44 = and i1 %or_ln27_17, i1 %tmp_149" [../src/ban_s3.cpp:239]   --->   Operation 325 'and' 'and_ln239_44' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.28ns)   --->   "%xor_ln239_12 = xor i1 %and_ln239_44, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 326 'xor' 'xor_ln239_12' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_53)   --->   "%or_ln239_3 = or i1 %icmp_ln239_3, i1 %xor_ln239_12" [../src/ban_s3.cpp:239]   --->   Operation 327 'or' 'or_ln239_3' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 328 'partselect' 'tmp_150' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln27_29 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 329 'partselect' 'trunc_ln27_29' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.84ns)   --->   "%icmp_ln27_32 = icmp_ne  i8 %tmp_150, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 330 'icmp' 'icmp_ln27_32' <Predicate = (op_read == 21)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (1.05ns)   --->   "%icmp_ln27_33 = icmp_eq  i23 %trunc_ln27_29, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 331 'icmp' 'icmp_ln27_33' <Predicate = (op_read == 21)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.28ns)   --->   "%or_ln27_19 = or i1 %icmp_ln27_33, i1 %icmp_ln27_32" [../src/ban_s3.cpp:27]   --->   Operation 332 'or' 'or_ln27_19' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/2] (2.78ns)   --->   "%tmp_151 = fcmp_oeq  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 333 'fcmp' 'tmp_151' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.28ns)   --->   "%and_ln27_25 = and i1 %or_ln27_19, i1 %tmp_151" [../src/ban_s3.cpp:27]   --->   Operation 334 'and' 'and_ln27_25' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.28ns)   --->   "%xor_ln27_8 = xor i1 %and_ln27_25, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 335 'xor' 'xor_ln27_8' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 336 'partselect' 'tmp_152' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln27_30 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 337 'partselect' 'trunc_ln27_30' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.84ns)   --->   "%icmp_ln27_34 = icmp_ne  i8 %tmp_152, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 338 'icmp' 'icmp_ln27_34' <Predicate = (op_read == 21)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (1.05ns)   --->   "%icmp_ln27_35 = icmp_eq  i23 %trunc_ln27_30, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 339 'icmp' 'icmp_ln27_35' <Predicate = (op_read == 21)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.28ns)   --->   "%or_ln27_20 = or i1 %icmp_ln27_35, i1 %icmp_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 340 'or' 'or_ln27_20' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/2] (2.78ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln27_9, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 341 'fcmp' 'tmp_153' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.28ns)   --->   "%and_ln27_26 = and i1 %or_ln27_20, i1 %tmp_153" [../src/ban_s3.cpp:27]   --->   Operation 342 'and' 'and_ln27_26' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/2] (2.78ns)   --->   "%tmp_154 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 343 'fcmp' 'tmp_154' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.28ns)   --->   "%and_ln239_45 = and i1 %or_ln27_18, i1 %tmp_154" [../src/ban_s3.cpp:239]   --->   Operation 344 'and' 'and_ln239_45' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_56)   --->   "%xor_ln239_13 = xor i1 %and_ln239_45, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 345 'xor' 'xor_ln239_13' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/2] (2.78ns)   --->   "%tmp_155 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 346 'fcmp' 'tmp_155' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.28ns)   --->   "%and_ln239_46 = and i1 %or_ln27_18, i1 %tmp_155" [../src/ban_s3.cpp:239]   --->   Operation 347 'and' 'and_ln239_46' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_56)   --->   "%xor_ln239_14 = xor i1 %and_ln239_46, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 348 'xor' 'xor_ln239_14' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_56)   --->   "%or_ln239_8 = or i1 %xor_ln239_12, i1 %xor_ln239_14" [../src/ban_s3.cpp:239]   --->   Operation 349 'or' 'or_ln239_8' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_56)   --->   "%and_ln239_3 = and i1 %or_ln239_8, i1 %xor_ln239_13" [../src/ban_s3.cpp:239]   --->   Operation 350 'and' 'and_ln239_3' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_29)   --->   "%and_ln239_47 = and i1 %and_ln239_44, i1 %and_ln239_46" [../src/ban_s3.cpp:239]   --->   Operation 351 'and' 'and_ln239_47' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_29 = or i1 %and_ln239_45, i1 %and_ln239_47" [../src/ban_s3.cpp:239]   --->   Operation 352 'or' 'or_ln239_29' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln239_1)   --->   "%or_ln239_9 = or i1 %icmp_ln27_3, i1 %or_ln239_29" [../src/ban_s3.cpp:239]   --->   Operation 353 'or' 'or_ln239_9' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/2] (2.78ns)   --->   "%tmp_156 = fcmp_olt  i32 %bitcast_ln27_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 354 'fcmp' 'tmp_156' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.28ns)   --->   "%and_ln239_48 = and i1 %and_ln27_23, i1 %tmp_156" [../src/ban_s3.cpp:239]   --->   Operation 355 'and' 'and_ln239_48' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/2] (2.78ns)   --->   "%tmp_157 = fcmp_olt  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 356 'fcmp' 'tmp_157' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.28ns)   --->   "%and_ln239_49 = and i1 %or_ln27_19, i1 %tmp_157" [../src/ban_s3.cpp:239]   --->   Operation 357 'and' 'and_ln239_49' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/2] (2.78ns)   --->   "%tmp_158 = fcmp_olt  i32 %bitcast_ln27_9, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 358 'fcmp' 'tmp_158' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_30)   --->   "%and_ln239_50 = and i1 %or_ln27_20, i1 %tmp_158" [../src/ban_s3.cpp:239]   --->   Operation 359 'and' 'and_ln239_50' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.28ns)   --->   "%xor_ln27_9 = xor i1 %icmp_ln27_3, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 360 'xor' 'xor_ln27_9' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.28ns)   --->   "%and_ln27_27 = and i1 %and_ln27_24, i1 %xor_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 361 'and' 'and_ln27_27' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_31)   --->   "%and_ln27_28 = and i1 %and_ln27_25, i1 %and_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 362 'and' 'and_ln27_28' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_31)   --->   "%and_ln27_29 = and i1 %and_ln27_26, i1 %and_ln27_28" [../src/ban_s3.cpp:27]   --->   Operation 363 'and' 'and_ln27_29' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_30)   --->   "%xor_ln239_15 = xor i1 %icmp_ln239_3, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 364 'xor' 'xor_ln239_15' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_30)   --->   "%and_ln239_51 = and i1 %and_ln239_44, i1 %xor_ln239_15" [../src/ban_s3.cpp:239]   --->   Operation 365 'and' 'and_ln239_51' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_30)   --->   "%and_ln239_52 = and i1 %or_ln27_1, i1 %and_ln239_51" [../src/ban_s3.cpp:239]   --->   Operation 366 'and' 'and_ln239_52' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_30 = or i1 %and_ln239_50, i1 %and_ln239_52" [../src/ban_s3.cpp:239]   --->   Operation 367 'or' 'or_ln239_30' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_31 = or i1 %or_ln239_30, i1 %and_ln27_29" [../src/ban_s3.cpp:239]   --->   Operation 368 'or' 'or_ln239_31' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_53 = and i1 %or_ln27_1, i1 %or_ln239_3" [../src/ban_s3.cpp:239]   --->   Operation 369 'and' 'and_ln239_53' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.28ns)   --->   "%and_ln235_6 = and i1 %and_ln239_53, i1 %pl_2" [../src/ban_s3.cpp:235]   --->   Operation 370 'and' 'and_ln235_6' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln239_1)   --->   "%and_ln239_54 = and i1 %and_ln235_6, i1 %or_ln239_9" [../src/ban_s3.cpp:239]   --->   Operation 371 'and' 'and_ln239_54' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln239_1 = select i1 %and_ln239_54, i1 %or_ln239_29, i1 %or_ln239_31" [../src/ban_s3.cpp:239]   --->   Operation 372 'select' 'select_ln239_1' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln235_1)   --->   "%xor_ln27_10 = xor i1 %and_ln27_26, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 373 'xor' 'xor_ln27_10' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln235_1)   --->   "%or_ln27_21 = or i1 %xor_ln27_8, i1 %xor_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 374 'or' 'or_ln27_21' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln235_1)   --->   "%and_ln27_30 = and i1 %or_ln27_21, i1 %and_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 375 'and' 'and_ln27_30' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln235_1)   --->   "%xor_ln235_3 = xor i1 %pl_2, i1 1" [../src/ban_s3.cpp:235]   --->   Operation 376 'xor' 'xor_ln235_3' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln235_1)   --->   "%and_ln235_7 = and i1 %and_ln239_53, i1 %xor_ln235_3" [../src/ban_s3.cpp:235]   --->   Operation 377 'and' 'and_ln235_7' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln235_1 = or i1 %and_ln27_30, i1 %and_ln235_7" [../src/ban_s3.cpp:235]   --->   Operation 378 'or' 'or_ln235_1' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_33)   --->   "%and_ln235_8 = and i1 %icmp_ln27_3, i1 %or_ln235_1" [../src/ban_s3.cpp:235]   --->   Operation 379 'and' 'and_ln235_8' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_33)   --->   "%xor_ln235_4 = xor i1 %and_ln235_8, i1 1" [../src/ban_s3.cpp:235]   --->   Operation 380 'xor' 'xor_ln235_4' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_33)   --->   "%and_ln235_9 = and i1 %select_ln239_1, i1 %xor_ln235_4" [../src/ban_s3.cpp:235]   --->   Operation 381 'and' 'and_ln235_9' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_32)   --->   "%and_ln235_10 = and i1 %or_ln235_1, i1 %xor_ln27_9" [../src/ban_s3.cpp:235]   --->   Operation 382 'and' 'and_ln235_10' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_56)   --->   "%and_ln239_55 = and i1 %and_ln235_6, i1 %xor_ln27_9" [../src/ban_s3.cpp:239]   --->   Operation 383 'and' 'and_ln239_55' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_56 = and i1 %and_ln239_55, i1 %and_ln239_3" [../src/ban_s3.cpp:239]   --->   Operation 384 'and' 'and_ln239_56' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_32 = or i1 %and_ln235_10, i1 %and_ln239_56" [../src/ban_s3.cpp:239]   --->   Operation 385 'or' 'or_ln239_32' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_33)   --->   "%and_ln239_57 = and i1 %and_ln239_48, i1 %or_ln239_32" [../src/ban_s3.cpp:239]   --->   Operation 386 'and' 'and_ln239_57' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_33 = or i1 %and_ln239_57, i1 %and_ln235_9" [../src/ban_s3.cpp:239]   --->   Operation 387 'or' 'or_ln239_33' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/2] (2.78ns)   --->   "%tmp_159 = fcmp_ole  i32 %bitcast_ln27_1, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 388 'fcmp' 'tmp_159' <Predicate = (op_read == 21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_59)   --->   "%and_ln239_58 = and i1 %and_ln27_23, i1 %tmp_159" [../src/ban_s3.cpp:239]   --->   Operation 389 'and' 'and_ln239_58' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_59)   --->   "%xor_ln239_16 = xor i1 %or_ln239_32, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 390 'xor' 'xor_ln239_16' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_59)   --->   "%or_ln239_34 = or i1 %and_ln239_58, i1 %xor_ln239_16" [../src/ban_s3.cpp:239]   --->   Operation 391 'or' 'or_ln239_34' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_59 = and i1 %or_ln239_33, i1 %or_ln239_34" [../src/ban_s3.cpp:239]   --->   Operation 392 'and' 'and_ln239_59' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_60)   --->   "%xor_ln239_17 = xor i1 %and_ln239_48, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 393 'xor' 'xor_ln239_17' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_60 = and i1 %and_ln27_24, i1 %xor_ln239_17" [../src/ban_s3.cpp:239]   --->   Operation 394 'and' 'and_ln239_60' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_35)   --->   "%and_ln239_61 = and i1 %and_ln239_49, i1 %or_ln239_32" [../src/ban_s3.cpp:239]   --->   Operation 395 'and' 'and_ln239_61' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_35)   --->   "%and_ln239_62 = and i1 %and_ln239_61, i1 %and_ln239_60" [../src/ban_s3.cpp:239]   --->   Operation 396 'and' 'and_ln239_62' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_35 = or i1 %and_ln239_62, i1 %and_ln239_59" [../src/ban_s3.cpp:239]   --->   Operation 397 'or' 'or_ln239_35' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node out_65)   --->   "%xor_ln239_18 = xor i1 %and_ln239_49, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 398 'xor' 'xor_ln239_18' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node out_65)   --->   "%and_ln239_63 = and i1 %and_ln239_60, i1 %xor_ln239_18" [../src/ban_s3.cpp:239]   --->   Operation 399 'and' 'and_ln239_63' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node out_65)   --->   "%and_ln239_64 = and i1 %or_ln239_32, i1 %xor_ln27_8" [../src/ban_s3.cpp:239]   --->   Operation 400 'and' 'and_ln239_64' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node out_65)   --->   "%and_ln239_65 = and i1 %and_ln239_64, i1 %and_ln239_63" [../src/ban_s3.cpp:239]   --->   Operation 401 'and' 'and_ln239_65' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node out_65)   --->   "%xor_ln239_19 = xor i1 %and_ln239_65, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 402 'xor' 'xor_ln239_19' <Predicate = (op_read == 21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_65 = and i1 %or_ln239_35, i1 %xor_ln239_19" [../src/ban_s3.cpp:239]   --->   Operation 403 'and' 'out_65' <Predicate = (op_read == 21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i1 %out_65" [../src/ban_interface.cpp:94]   --->   Operation 404 'zext' 'zext_ln94' <Predicate = (op_read == 21)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.82ns)   --->   "%br_ln95 = br void %._crit_edge" [../src/ban_interface.cpp:95]   --->   Operation 405 'br' 'br_ln95' <Predicate = (op_read == 21)> <Delay = 0.82>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln27_28 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 406 'trunc' 'trunc_ln27_28' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.99ns)   --->   "%icmp_ln27_2 = icmp_ne  i32 %trunc_ln27_28, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 407 'icmp' 'icmp_ln27_2' <Predicate = (op_read == 20)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 408 'partselect' 'tmp_132' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln27_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 409 'partselect' 'trunc_ln27_23' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.84ns)   --->   "%icmp_ln27_20 = icmp_ne  i8 %tmp_132, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 410 'icmp' 'icmp_ln27_20' <Predicate = (op_read == 20)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (1.05ns)   --->   "%icmp_ln27_21 = icmp_eq  i23 %trunc_ln27_23, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 411 'icmp' 'icmp_ln27_21' <Predicate = (op_read == 20)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.28ns)   --->   "%or_ln27_12 = or i1 %icmp_ln27_21, i1 %icmp_ln27_20" [../src/ban_s3.cpp:27]   --->   Operation 412 'or' 'or_ln27_12' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.28ns)   --->   "%and_ln27_14 = and i1 %or_ln27_12, i1 %or_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 413 'and' 'and_ln27_14' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %bitcast_ln27, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 414 'fcmp' 'tmp_134' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.28ns)   --->   "%and_ln27_15 = and i1 %and_ln27_14, i1 %tmp_134" [../src/ban_s3.cpp:27]   --->   Operation 415 'and' 'and_ln27_15' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27_3 = xor i1 %and_ln27_15, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 416 'xor' 'xor_ln27_3' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27 = or i1 %icmp_ln27_2, i1 %xor_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 417 'or' 'or_ln27' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%pl_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:235]   --->   Operation 418 'bitselect' 'pl_1' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.99ns)   --->   "%icmp_ln239_2 = icmp_slt  i32 %trunc_ln27_28, i32 1" [../src/ban_s3.cpp:239]   --->   Operation 419 'icmp' 'icmp_ln239_2' <Predicate = (op_read == 20)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/2] (2.78ns)   --->   "%tmp_135 = fcmp_olt  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 420 'fcmp' 'tmp_135' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.28ns)   --->   "%and_ln239_22 = and i1 %or_ln27_12, i1 %tmp_135" [../src/ban_s3.cpp:239]   --->   Operation 421 'and' 'and_ln239_22' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.28ns)   --->   "%xor_ln239_5 = xor i1 %and_ln239_22, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 422 'xor' 'xor_ln239_5' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_31)   --->   "%or_ln239_2 = or i1 %icmp_ln239_2, i1 %xor_ln239_5" [../src/ban_s3.cpp:239]   --->   Operation 423 'or' 'or_ln239_2' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 424 'partselect' 'tmp_136' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln27_25 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 425 'partselect' 'trunc_ln27_25' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.84ns)   --->   "%icmp_ln27_24 = icmp_ne  i8 %tmp_136, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 426 'icmp' 'icmp_ln27_24' <Predicate = (op_read == 20)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (1.05ns)   --->   "%icmp_ln27_25 = icmp_eq  i23 %trunc_ln27_25, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 427 'icmp' 'icmp_ln27_25' <Predicate = (op_read == 20)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.28ns)   --->   "%or_ln27_14 = or i1 %icmp_ln27_25, i1 %icmp_ln27_24" [../src/ban_s3.cpp:27]   --->   Operation 428 'or' 'or_ln27_14' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/2] (2.78ns)   --->   "%tmp_137 = fcmp_oeq  i32 %bitcast_ln27_4, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 429 'fcmp' 'tmp_137' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.28ns)   --->   "%and_ln27_16 = and i1 %or_ln27_14, i1 %tmp_137" [../src/ban_s3.cpp:27]   --->   Operation 430 'and' 'and_ln27_16' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.28ns)   --->   "%xor_ln27_4 = xor i1 %and_ln27_16, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 431 'xor' 'xor_ln27_4' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 432 'partselect' 'tmp_138' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln27_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 433 'partselect' 'trunc_ln27_26' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.84ns)   --->   "%icmp_ln27_26 = icmp_ne  i8 %tmp_138, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 434 'icmp' 'icmp_ln27_26' <Predicate = (op_read == 20)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (1.05ns)   --->   "%icmp_ln27_27 = icmp_eq  i23 %trunc_ln27_26, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 435 'icmp' 'icmp_ln27_27' <Predicate = (op_read == 20)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.28ns)   --->   "%or_ln27_15 = or i1 %icmp_ln27_27, i1 %icmp_ln27_26" [../src/ban_s3.cpp:27]   --->   Operation 436 'or' 'or_ln27_15' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/2] (2.78ns)   --->   "%tmp_139 = fcmp_oeq  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 437 'fcmp' 'tmp_139' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.28ns)   --->   "%and_ln27_17 = and i1 %or_ln27_15, i1 %tmp_139" [../src/ban_s3.cpp:27]   --->   Operation 438 'and' 'and_ln27_17' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/2] (2.78ns)   --->   "%tmp_140 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 439 'fcmp' 'tmp_140' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.28ns)   --->   "%and_ln239_23 = and i1 %or_ln27_13, i1 %tmp_140" [../src/ban_s3.cpp:239]   --->   Operation 440 'and' 'and_ln239_23' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_34)   --->   "%xor_ln239_6 = xor i1 %and_ln239_23, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 441 'xor' 'xor_ln239_6' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/2] (2.78ns)   --->   "%tmp_141 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 442 'fcmp' 'tmp_141' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.28ns)   --->   "%and_ln239_24 = and i1 %or_ln27_13, i1 %tmp_141" [../src/ban_s3.cpp:239]   --->   Operation 443 'and' 'and_ln239_24' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_34)   --->   "%xor_ln239_7 = xor i1 %and_ln239_24, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 444 'xor' 'xor_ln239_7' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_34)   --->   "%or_ln239_6 = or i1 %xor_ln239_5, i1 %xor_ln239_7" [../src/ban_s3.cpp:239]   --->   Operation 445 'or' 'or_ln239_6' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_34)   --->   "%and_ln239_2 = and i1 %or_ln239_6, i1 %xor_ln239_6" [../src/ban_s3.cpp:239]   --->   Operation 446 'and' 'and_ln239_2' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_22)   --->   "%and_ln239_25 = and i1 %and_ln239_22, i1 %and_ln239_24" [../src/ban_s3.cpp:239]   --->   Operation 447 'and' 'and_ln239_25' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_22 = or i1 %and_ln239_23, i1 %and_ln239_25" [../src/ban_s3.cpp:239]   --->   Operation 448 'or' 'or_ln239_22' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%or_ln239_7 = or i1 %icmp_ln27_2, i1 %or_ln239_22" [../src/ban_s3.cpp:239]   --->   Operation 449 'or' 'or_ln239_7' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/2] (2.78ns)   --->   "%tmp_142 = fcmp_olt  i32 %bitcast_ln27, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 450 'fcmp' 'tmp_142' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.28ns)   --->   "%and_ln239_26 = and i1 %and_ln27_14, i1 %tmp_142" [../src/ban_s3.cpp:239]   --->   Operation 451 'and' 'and_ln239_26' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/2] (2.78ns)   --->   "%tmp_143 = fcmp_olt  i32 %bitcast_ln27_4, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 452 'fcmp' 'tmp_143' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.28ns)   --->   "%and_ln239_27 = and i1 %or_ln27_14, i1 %tmp_143" [../src/ban_s3.cpp:239]   --->   Operation 453 'and' 'and_ln239_27' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/2] (2.78ns)   --->   "%tmp_144 = fcmp_olt  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 454 'fcmp' 'tmp_144' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_23)   --->   "%and_ln239_28 = and i1 %or_ln27_15, i1 %tmp_144" [../src/ban_s3.cpp:239]   --->   Operation 455 'and' 'and_ln239_28' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.28ns)   --->   "%xor_ln27_5 = xor i1 %icmp_ln27_2, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 456 'xor' 'xor_ln27_5' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.28ns)   --->   "%and_ln27_18 = and i1 %and_ln27_15, i1 %xor_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 457 'and' 'and_ln27_18' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_24)   --->   "%and_ln27_19 = and i1 %and_ln27_16, i1 %and_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 458 'and' 'and_ln27_19' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_24)   --->   "%and_ln27_20 = and i1 %and_ln27_17, i1 %and_ln27_19" [../src/ban_s3.cpp:27]   --->   Operation 459 'and' 'and_ln27_20' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_23)   --->   "%xor_ln239_8 = xor i1 %icmp_ln239_2, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 460 'xor' 'xor_ln239_8' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_23)   --->   "%and_ln239_29 = and i1 %and_ln239_22, i1 %xor_ln239_8" [../src/ban_s3.cpp:239]   --->   Operation 461 'and' 'and_ln239_29' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_23)   --->   "%and_ln239_30 = and i1 %or_ln27, i1 %and_ln239_29" [../src/ban_s3.cpp:239]   --->   Operation 462 'and' 'and_ln239_30' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_23 = or i1 %and_ln239_28, i1 %and_ln239_30" [../src/ban_s3.cpp:239]   --->   Operation 463 'or' 'or_ln239_23' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_24 = or i1 %or_ln239_23, i1 %and_ln27_20" [../src/ban_s3.cpp:239]   --->   Operation 464 'or' 'or_ln239_24' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_31 = and i1 %or_ln27, i1 %or_ln239_2" [../src/ban_s3.cpp:239]   --->   Operation 465 'and' 'and_ln239_31' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.28ns)   --->   "%and_ln235_1 = and i1 %and_ln239_31, i1 %pl_1" [../src/ban_s3.cpp:235]   --->   Operation 466 'and' 'and_ln235_1' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%and_ln239_32 = and i1 %and_ln235_1, i1 %or_ln239_7" [../src/ban_s3.cpp:239]   --->   Operation 467 'and' 'and_ln239_32' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln239 = select i1 %and_ln239_32, i1 %or_ln239_22, i1 %or_ln239_24" [../src/ban_s3.cpp:239]   --->   Operation 468 'select' 'select_ln239' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln235)   --->   "%xor_ln27_6 = xor i1 %and_ln27_17, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 469 'xor' 'xor_ln27_6' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln235)   --->   "%or_ln27_16 = or i1 %xor_ln27_4, i1 %xor_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 470 'or' 'or_ln27_16' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln235)   --->   "%and_ln27_22 = and i1 %or_ln27_16, i1 %and_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 471 'and' 'and_ln27_22' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln235)   --->   "%xor_ln235_1 = xor i1 %pl_1, i1 1" [../src/ban_s3.cpp:235]   --->   Operation 472 'xor' 'xor_ln235_1' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln235)   --->   "%and_ln235_2 = and i1 %and_ln239_31, i1 %xor_ln235_1" [../src/ban_s3.cpp:235]   --->   Operation 473 'and' 'and_ln235_2' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln235 = or i1 %and_ln27_22, i1 %and_ln235_2" [../src/ban_s3.cpp:235]   --->   Operation 474 'or' 'or_ln235' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_26)   --->   "%and_ln235_3 = and i1 %icmp_ln27_2, i1 %or_ln235" [../src/ban_s3.cpp:235]   --->   Operation 475 'and' 'and_ln235_3' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_26)   --->   "%xor_ln235_2 = xor i1 %and_ln235_3, i1 1" [../src/ban_s3.cpp:235]   --->   Operation 476 'xor' 'xor_ln235_2' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_26)   --->   "%and_ln235_4 = and i1 %select_ln239, i1 %xor_ln235_2" [../src/ban_s3.cpp:235]   --->   Operation 477 'and' 'and_ln235_4' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_25)   --->   "%and_ln235_5 = and i1 %or_ln235, i1 %xor_ln27_5" [../src/ban_s3.cpp:235]   --->   Operation 478 'and' 'and_ln235_5' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_34)   --->   "%and_ln239_33 = and i1 %and_ln235_1, i1 %xor_ln27_5" [../src/ban_s3.cpp:239]   --->   Operation 479 'and' 'and_ln239_33' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_34 = and i1 %and_ln239_33, i1 %and_ln239_2" [../src/ban_s3.cpp:239]   --->   Operation 480 'and' 'and_ln239_34' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_25 = or i1 %and_ln235_5, i1 %and_ln239_34" [../src/ban_s3.cpp:239]   --->   Operation 481 'or' 'or_ln239_25' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_26)   --->   "%and_ln239_35 = and i1 %and_ln239_26, i1 %or_ln239_25" [../src/ban_s3.cpp:239]   --->   Operation 482 'and' 'and_ln239_35' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_26 = or i1 %and_ln239_35, i1 %and_ln235_4" [../src/ban_s3.cpp:239]   --->   Operation 483 'or' 'or_ln239_26' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/2] (2.78ns)   --->   "%tmp_145 = fcmp_ole  i32 %bitcast_ln27, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 484 'fcmp' 'tmp_145' <Predicate = (op_read == 20)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_37)   --->   "%and_ln239_36 = and i1 %and_ln27_14, i1 %tmp_145" [../src/ban_s3.cpp:239]   --->   Operation 485 'and' 'and_ln239_36' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_37)   --->   "%xor_ln239_9 = xor i1 %or_ln239_25, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 486 'xor' 'xor_ln239_9' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_37)   --->   "%or_ln239_27 = or i1 %and_ln239_36, i1 %xor_ln239_9" [../src/ban_s3.cpp:239]   --->   Operation 487 'or' 'or_ln239_27' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_37 = and i1 %or_ln239_26, i1 %or_ln239_27" [../src/ban_s3.cpp:239]   --->   Operation 488 'and' 'and_ln239_37' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_38)   --->   "%xor_ln239_10 = xor i1 %and_ln239_26, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 489 'xor' 'xor_ln239_10' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_38 = and i1 %and_ln27_15, i1 %xor_ln239_10" [../src/ban_s3.cpp:239]   --->   Operation 490 'and' 'and_ln239_38' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94)   --->   "%and_ln239_39 = and i1 %and_ln239_27, i1 %or_ln239_25" [../src/ban_s3.cpp:239]   --->   Operation 491 'and' 'and_ln239_39' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94)   --->   "%and_ln239_40 = and i1 %and_ln239_39, i1 %and_ln239_38" [../src/ban_s3.cpp:239]   --->   Operation 492 'and' 'and_ln239_40' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94)   --->   "%or_ln239_28 = or i1 %and_ln239_40, i1 %and_ln239_37" [../src/ban_s3.cpp:239]   --->   Operation 493 'or' 'or_ln239_28' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node out_64)   --->   "%xor_ln239_11 = xor i1 %and_ln239_27, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 494 'xor' 'xor_ln239_11' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node out_64)   --->   "%and_ln239_41 = and i1 %and_ln239_38, i1 %xor_ln239_11" [../src/ban_s3.cpp:239]   --->   Operation 495 'and' 'and_ln239_41' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node out_64)   --->   "%and_ln239_42 = and i1 %or_ln239_25, i1 %xor_ln27_4" [../src/ban_s3.cpp:239]   --->   Operation 496 'and' 'and_ln239_42' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node out_64)   --->   "%and_ln239_43 = and i1 %and_ln239_42, i1 %and_ln239_41" [../src/ban_s3.cpp:239]   --->   Operation 497 'and' 'and_ln239_43' <Predicate = (op_read == 20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln94 = xor i1 %or_ln239_28, i1 1" [../src/ban_s3.h:94]   --->   Operation 498 'xor' 'xor_ln94' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_64 = or i1 %and_ln239_43, i1 %xor_ln94" [../src/ban_s3.h:94]   --->   Operation 499 'or' 'out_64' <Predicate = (op_read == 20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i1 %out_64" [../src/ban_interface.cpp:90]   --->   Operation 500 'zext' 'zext_ln90' <Predicate = (op_read == 20)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.82ns)   --->   "%br_ln91 = br void %._crit_edge" [../src/ban_interface.cpp:91]   --->   Operation 501 'br' 'br_ln91' <Predicate = (op_read == 20)> <Delay = 0.82>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:234]   --->   Operation 502 'trunc' 'trunc_ln234' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:235]   --->   Operation 503 'bitselect' 'pl' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.99ns)   --->   "%icmp_ln239 = icmp_slt  i32 %trunc_ln234, i32 1" [../src/ban_s3.cpp:239]   --->   Operation 504 'icmp' 'icmp_ln239' <Predicate = (op_read == 19)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:239]   --->   Operation 505 'partselect' 'tmp_120' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln239_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:239]   --->   Operation 506 'partselect' 'trunc_ln239_3' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.84ns)   --->   "%icmp_ln239_6 = icmp_ne  i8 %tmp_120, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 507 'icmp' 'icmp_ln239_6' <Predicate = (op_read == 19)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (1.05ns)   --->   "%icmp_ln239_7 = icmp_eq  i23 %trunc_ln239_3, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 508 'icmp' 'icmp_ln239_7' <Predicate = (op_read == 19)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.28ns)   --->   "%or_ln239_4 = or i1 %icmp_ln239_7, i1 %icmp_ln239_6" [../src/ban_s3.cpp:239]   --->   Operation 509 'or' 'or_ln239_4' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/2] (2.78ns)   --->   "%tmp_121 = fcmp_olt  i32 %bitcast_ln236, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 510 'fcmp' 'tmp_121' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.28ns)   --->   "%and_ln239 = and i1 %or_ln239_4, i1 %tmp_121" [../src/ban_s3.cpp:239]   --->   Operation 511 'and' 'and_ln239' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln239)   --->   "%xor_ln239_1 = xor i1 %and_ln239, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 512 'xor' 'xor_ln239_1' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239 = or i1 %icmp_ln239, i1 %xor_ln239_1" [../src/ban_s3.cpp:239]   --->   Operation 513 'or' 'or_ln239' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/2] (2.78ns)   --->   "%tmp_123 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 514 'fcmp' 'tmp_123' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_10)   --->   "%and_ln239_1 = and i1 %or_ln239_5, i1 %tmp_123" [../src/ban_s3.cpp:239]   --->   Operation 515 'and' 'and_ln239_1' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/2] (2.78ns)   --->   "%tmp_124 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 516 'fcmp' 'tmp_124' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_10)   --->   "%and_ln239_4 = and i1 %or_ln239_5, i1 %tmp_124" [../src/ban_s3.cpp:239]   --->   Operation 517 'and' 'and_ln239_4' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_10)   --->   "%and_ln239_5 = and i1 %and_ln239, i1 %and_ln239_4" [../src/ban_s3.cpp:239]   --->   Operation 518 'and' 'and_ln239_5' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_10 = or i1 %and_ln239_1, i1 %and_ln239_5" [../src/ban_s3.cpp:239]   --->   Operation 519 'or' 'or_ln239_10' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.99ns)   --->   "%icmp_ln239_4 = icmp_eq  i32 %trunc_ln234, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 520 'icmp' 'icmp_ln239_4' <Predicate = (op_read == 19)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.28ns)   --->   "%and_ln239_6 = and i1 %or_ln239_4, i1 %or_ln239_5" [../src/ban_s3.cpp:239]   --->   Operation 521 'and' 'and_ln239_6' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/2] (2.78ns)   --->   "%tmp_125 = fcmp_olt  i32 %bitcast_ln236, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 522 'fcmp' 'tmp_125' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.28ns)   --->   "%and_ln239_7 = and i1 %and_ln239_6, i1 %tmp_125" [../src/ban_s3.cpp:239]   --->   Operation 523 'and' 'and_ln239_7' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/2] (2.78ns)   --->   "%tmp_126 = fcmp_oeq  i32 %bitcast_ln236, i32 %f_op_read" [../src/ban_s3.cpp:239]   --->   Operation 524 'fcmp' 'tmp_126' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.28ns)   --->   "%and_ln239_8 = and i1 %and_ln239_6, i1 %tmp_126" [../src/ban_s3.cpp:239]   --->   Operation 525 'and' 'and_ln239_8' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:239]   --->   Operation 526 'partselect' 'tmp_127' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln239_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:239]   --->   Operation 527 'partselect' 'trunc_ln239_s' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.84ns)   --->   "%icmp_ln239_10 = icmp_ne  i8 %tmp_127, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 528 'icmp' 'icmp_ln239_10' <Predicate = (op_read == 19)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (1.05ns)   --->   "%icmp_ln239_11 = icmp_eq  i23 %trunc_ln239_s, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 529 'icmp' 'icmp_ln239_11' <Predicate = (op_read == 19)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.28ns)   --->   "%or_ln239_11 = or i1 %icmp_ln239_11, i1 %icmp_ln239_10" [../src/ban_s3.cpp:239]   --->   Operation 530 'or' 'or_ln239_11' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/2] (2.78ns)   --->   "%tmp_128 = fcmp_olt  i32 %bitcast_ln239, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 531 'fcmp' 'tmp_128' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.28ns)   --->   "%and_ln239_9 = and i1 %or_ln239_11, i1 %tmp_128" [../src/ban_s3.cpp:239]   --->   Operation 532 'and' 'and_ln239_9' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/2] (2.78ns)   --->   "%tmp_129 = fcmp_oeq  i32 %bitcast_ln239, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 533 'fcmp' 'tmp_129' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node out_63)   --->   "%and_ln239_10 = and i1 %or_ln239_11, i1 %tmp_129" [../src/ban_s3.cpp:239]   --->   Operation 534 'and' 'and_ln239_10' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:239]   --->   Operation 535 'partselect' 'tmp_130' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln239_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:239]   --->   Operation 536 'partselect' 'trunc_ln239_6' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.84ns)   --->   "%icmp_ln239_12 = icmp_ne  i8 %tmp_130, i8 255" [../src/ban_s3.cpp:239]   --->   Operation 537 'icmp' 'icmp_ln239_12' <Predicate = (op_read == 19)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (1.05ns)   --->   "%icmp_ln239_13 = icmp_eq  i23 %trunc_ln239_6, i23 0" [../src/ban_s3.cpp:239]   --->   Operation 538 'icmp' 'icmp_ln239_13' <Predicate = (op_read == 19)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln235)   --->   "%or_ln239_12 = or i1 %icmp_ln239_13, i1 %icmp_ln239_12" [../src/ban_s3.cpp:239]   --->   Operation 539 'or' 'or_ln239_12' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/2] (2.78ns)   --->   "%tmp_131 = fcmp_olt  i32 %bitcast_ln239_2, i32 0" [../src/ban_s3.cpp:239]   --->   Operation 540 'fcmp' 'tmp_131' <Predicate = (op_read == 19)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln235)   --->   "%and_ln239_11 = and i1 %or_ln239_12, i1 %tmp_131" [../src/ban_s3.cpp:239]   --->   Operation 541 'and' 'and_ln239_11' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln235)   --->   "%and_ln235 = and i1 %or_ln239, i1 %pl" [../src/ban_s3.cpp:235]   --->   Operation 542 'and' 'and_ln235' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln235 = select i1 %and_ln235, i1 %or_ln239_10, i1 %and_ln239_11" [../src/ban_s3.cpp:235]   --->   Operation 543 'select' 'select_ln235' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_12)   --->   "%xor_ln239 = xor i1 %icmp_ln239, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 544 'xor' 'xor_ln239' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_12 = and i1 %and_ln239, i1 %xor_ln239" [../src/ban_s3.cpp:239]   --->   Operation 545 'and' 'and_ln239_12' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_13)   --->   "%or_ln239_13 = or i1 %select_ln235, i1 %and_ln239_12" [../src/ban_s3.cpp:239]   --->   Operation 546 'or' 'or_ln239_13' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_13)   --->   "%or_ln239_14 = or i1 %icmp_ln239_4, i1 %and_ln239_12" [../src/ban_s3.cpp:239]   --->   Operation 547 'or' 'or_ln239_14' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_13)   --->   "%or_ln239_15 = or i1 %or_ln239_14, i1 %pl" [../src/ban_s3.cpp:239]   --->   Operation 548 'or' 'or_ln239_15' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_13 = and i1 %or_ln239_13, i1 %or_ln239_15" [../src/ban_s3.cpp:239]   --->   Operation 549 'and' 'and_ln239_13' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_15)   --->   "%xor_ln235 = xor i1 %pl, i1 1" [../src/ban_s3.cpp:235]   --->   Operation 550 'xor' 'xor_ln235' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_15)   --->   "%and_ln239_14 = and i1 %icmp_ln239_4, i1 %xor_ln235" [../src/ban_s3.cpp:239]   --->   Operation 551 'and' 'and_ln239_14' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_15 = and i1 %and_ln239_14, i1 %or_ln239" [../src/ban_s3.cpp:239]   --->   Operation 552 'and' 'and_ln239_15' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_17)   --->   "%and_ln239_16 = and i1 %and_ln239_15, i1 %and_ln239_7" [../src/ban_s3.cpp:239]   --->   Operation 553 'and' 'and_ln239_16' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_17)   --->   "%or_ln239_16 = or i1 %and_ln239_16, i1 %and_ln239_13" [../src/ban_s3.cpp:239]   --->   Operation 554 'or' 'or_ln239_16' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_17)   --->   "%xor_ln239_2 = xor i1 %and_ln239_15, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 555 'xor' 'xor_ln239_2' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_17)   --->   "%or_ln239_17 = or i1 %and_ln239_8, i1 %xor_ln239_2" [../src/ban_s3.cpp:239]   --->   Operation 556 'or' 'or_ln239_17' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_17)   --->   "%or_ln239_18 = or i1 %or_ln239_17, i1 %and_ln239_7" [../src/ban_s3.cpp:239]   --->   Operation 557 'or' 'or_ln239_18' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_17 = and i1 %or_ln239_16, i1 %or_ln239_18" [../src/ban_s3.cpp:239]   --->   Operation 558 'and' 'and_ln239_17' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_19)   --->   "%xor_ln239_3 = xor i1 %and_ln239_7, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 559 'xor' 'xor_ln239_3' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_19)   --->   "%and_ln239_18 = and i1 %and_ln239_8, i1 %xor_ln239_3" [../src/ban_s3.cpp:239]   --->   Operation 560 'and' 'and_ln239_18' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln239_19 = and i1 %and_ln239_18, i1 %and_ln239_15" [../src/ban_s3.cpp:239]   --->   Operation 561 'and' 'and_ln239_19' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln239_19)   --->   "%and_ln239_20 = and i1 %and_ln239_19, i1 %and_ln239_9" [../src/ban_s3.cpp:239]   --->   Operation 562 'and' 'and_ln239_20' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln239_19 = or i1 %and_ln239_20, i1 %and_ln239_17" [../src/ban_s3.cpp:239]   --->   Operation 563 'or' 'or_ln239_19' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node out_63)   --->   "%or_ln239_20 = or i1 %and_ln239_10, i1 %and_ln239_9" [../src/ban_s3.cpp:239]   --->   Operation 564 'or' 'or_ln239_20' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node out_63)   --->   "%xor_ln239_4 = xor i1 %and_ln239_19, i1 1" [../src/ban_s3.cpp:239]   --->   Operation 565 'xor' 'xor_ln239_4' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node out_63)   --->   "%or_ln239_21 = or i1 %or_ln239_20, i1 %xor_ln239_4" [../src/ban_s3.cpp:239]   --->   Operation 566 'or' 'or_ln239_21' <Predicate = (op_read == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_63 = and i1 %or_ln239_19, i1 %or_ln239_21" [../src/ban_s3.cpp:239]   --->   Operation 567 'and' 'out_63' <Predicate = (op_read == 19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i1 %out_63" [../src/ban_interface.cpp:86]   --->   Operation 568 'zext' 'zext_ln86' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.82ns)   --->   "%br_ln87 = br void %._crit_edge" [../src/ban_interface.cpp:87]   --->   Operation 569 'br' 'br_ln87' <Predicate = (op_read == 19)> <Delay = 0.82>

State 4 <SV = 54> <Delay = 2.78>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 570 'partselect' 'trunc_ln27_7' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %trunc_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 571 'bitcast' 'bitcast_ln27_3' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_4 : Operation 572 [2/2] (2.78ns)   --->   "%tmp_115 = fcmp_oeq  i32 %bitcast_ln27_3, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 572 'fcmp' 'tmp_115' <Predicate = (op_read == 18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 573 'partselect' 'trunc_ln27_6' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %trunc_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 574 'bitcast' 'bitcast_ln27_2' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_4 : Operation 575 [2/2] (2.78ns)   --->   "%tmp_108 = fcmp_oeq  i32 %bitcast_ln27_2, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 575 'fcmp' 'tmp_108' <Predicate = (op_read == 17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 55> <Delay = 3.06>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 576 'partselect' 'tmp_113' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 577 'partselect' 'trunc_ln27_s' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln27_13 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 578 'bitcast' 'bitcast_ln27_13' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_13, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 579 'partselect' 'tmp_114' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln27_24 = trunc i32 %bitcast_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 580 'trunc' 'trunc_ln27_24' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.84ns)   --->   "%icmp_ln27_12 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 581 'icmp' 'icmp_ln27_12' <Predicate = (op_read == 18)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (1.05ns)   --->   "%icmp_ln27_13 = icmp_eq  i23 %trunc_ln27_s, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 582 'icmp' 'icmp_ln27_13' <Predicate = (op_read == 18)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%or_ln27_7 = or i1 %icmp_ln27_13, i1 %icmp_ln27_12" [../src/ban_s3.cpp:27]   --->   Operation 583 'or' 'or_ln27_7' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.84ns)   --->   "%icmp_ln27_14 = icmp_ne  i8 %tmp_114, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 584 'icmp' 'icmp_ln27_14' <Predicate = (op_read == 18)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (1.05ns)   --->   "%icmp_ln27_15 = icmp_eq  i23 %trunc_ln27_24, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 585 'icmp' 'icmp_ln27_15' <Predicate = (op_read == 18)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%or_ln27_8 = or i1 %icmp_ln27_15, i1 %icmp_ln27_14" [../src/ban_s3.cpp:27]   --->   Operation 586 'or' 'or_ln27_8' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%and_ln27_7 = and i1 %or_ln27_7, i1 %or_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 587 'and' 'and_ln27_7' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_oeq  i32 %bitcast_ln27_3, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 588 'fcmp' 'tmp_115' <Predicate = (op_read == 18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_8 = and i1 %and_ln27_7, i1 %tmp_115" [../src/ban_s3.cpp:27]   --->   Operation 589 'and' 'and_ln27_8' <Predicate = (op_read == 18)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 590 'partselect' 'trunc_ln27_11' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i32 %trunc_ln27_11" [../src/ban_s3.cpp:27]   --->   Operation 591 'bitcast' 'bitcast_ln27_7' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 592 [2/2] (2.78ns)   --->   "%tmp_117 = fcmp_oeq  i32 %bitcast_ln27_7, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 592 'fcmp' 'tmp_117' <Predicate = (op_read == 18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln27_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 593 'partselect' 'trunc_ln27_15' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln27_11 = bitcast i32 %trunc_ln27_15" [../src/ban_s3.cpp:27]   --->   Operation 594 'bitcast' 'bitcast_ln27_11' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_5 : Operation 595 [2/2] (2.78ns)   --->   "%tmp_119 = fcmp_oeq  i32 %bitcast_ln27_11, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 595 'fcmp' 'tmp_119' <Predicate = (op_read == 18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 596 'partselect' 'tmp_106' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln27_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 597 'partselect' 'trunc_ln27_16' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%bitcast_ln27_12 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 598 'bitcast' 'bitcast_ln27_12' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_12, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 599 'partselect' 'tmp_107' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln27_17 = trunc i32 %bitcast_ln27_12" [../src/ban_s3.cpp:27]   --->   Operation 600 'trunc' 'trunc_ln27_17' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.84ns)   --->   "%icmp_ln27_4 = icmp_ne  i8 %tmp_106, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 601 'icmp' 'icmp_ln27_4' <Predicate = (op_read == 17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (1.05ns)   --->   "%icmp_ln27_5 = icmp_eq  i23 %trunc_ln27_16, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 602 'icmp' 'icmp_ln27_5' <Predicate = (op_read == 17)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_2 = or i1 %icmp_ln27_5, i1 %icmp_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 603 'or' 'or_ln27_2' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (0.84ns)   --->   "%icmp_ln27_6 = icmp_ne  i8 %tmp_107, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 604 'icmp' 'icmp_ln27_6' <Predicate = (op_read == 17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (1.05ns)   --->   "%icmp_ln27_7 = icmp_eq  i23 %trunc_ln27_17, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 605 'icmp' 'icmp_ln27_7' <Predicate = (op_read == 17)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_3 = or i1 %icmp_ln27_7, i1 %icmp_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 606 'or' 'or_ln27_3' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%and_ln27 = and i1 %or_ln27_2, i1 %or_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 607 'and' 'and_ln27' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/2] (2.78ns)   --->   "%tmp_108 = fcmp_oeq  i32 %bitcast_ln27_2, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 608 'fcmp' 'tmp_108' <Predicate = (op_read == 17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln27, i1 %tmp_108" [../src/ban_s3.cpp:27]   --->   Operation 609 'and' 'and_ln27_1' <Predicate = (op_read == 17)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 610 'partselect' 'trunc_ln27_10' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast i32 %trunc_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 611 'bitcast' 'bitcast_ln27_6' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 612 [2/2] (2.78ns)   --->   "%tmp_110 = fcmp_oeq  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 612 'fcmp' 'tmp_110' <Predicate = (op_read == 17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln27_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 613 'partselect' 'trunc_ln27_14' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%bitcast_ln27_10 = bitcast i32 %trunc_ln27_14" [../src/ban_s3.cpp:27]   --->   Operation 614 'bitcast' 'bitcast_ln27_10' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_5 : Operation 615 [2/2] (2.78ns)   --->   "%tmp_112 = fcmp_oeq  i32 %bitcast_ln27_10, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 615 'fcmp' 'tmp_112' <Predicate = (op_read == 17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 56> <Delay = 3.35>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln27_20 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 616 'trunc' 'trunc_ln27_20' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.99ns)   --->   "%icmp_ln27_1 = icmp_eq  i32 %trunc_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 617 'icmp' 'icmp_ln27_1' <Predicate = (op_read == 18)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 618 'partselect' 'tmp_116' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln27_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 619 'partselect' 'trunc_ln27_21' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.84ns)   --->   "%icmp_ln27_16 = icmp_ne  i8 %tmp_116, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 620 'icmp' 'icmp_ln27_16' <Predicate = (op_read == 18)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 621 [1/1] (1.05ns)   --->   "%icmp_ln27_17 = icmp_eq  i23 %trunc_ln27_21, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 621 'icmp' 'icmp_ln27_17' <Predicate = (op_read == 18)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_13)   --->   "%or_ln27_9 = or i1 %icmp_ln27_17, i1 %icmp_ln27_16" [../src/ban_s3.cpp:27]   --->   Operation 622 'or' 'or_ln27_9' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/2] (2.78ns)   --->   "%tmp_117 = fcmp_oeq  i32 %bitcast_ln27_7, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 623 'fcmp' 'tmp_117' <Predicate = (op_read == 18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_13)   --->   "%and_ln27_9 = and i1 %or_ln27_9, i1 %tmp_117" [../src/ban_s3.cpp:27]   --->   Operation 624 'and' 'and_ln27_9' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 625 'partselect' 'tmp_118' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln27_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 626 'partselect' 'trunc_ln27_22' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.84ns)   --->   "%icmp_ln27_18 = icmp_ne  i8 %tmp_118, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 627 'icmp' 'icmp_ln27_18' <Predicate = (op_read == 18)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 628 [1/1] (1.05ns)   --->   "%icmp_ln27_19 = icmp_eq  i23 %trunc_ln27_22, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 628 'icmp' 'icmp_ln27_19' <Predicate = (op_read == 18)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node out_62)   --->   "%or_ln27_10 = or i1 %icmp_ln27_19, i1 %icmp_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 629 'or' 'or_ln27_10' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [1/2] (2.78ns)   --->   "%tmp_119 = fcmp_oeq  i32 %bitcast_ln27_11, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 630 'fcmp' 'tmp_119' <Predicate = (op_read == 18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node out_62)   --->   "%and_ln27_10 = and i1 %or_ln27_10, i1 %tmp_119" [../src/ban_s3.cpp:27]   --->   Operation 631 'and' 'and_ln27_10' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node out_62)   --->   "%and_ln27_11 = and i1 %and_ln27_10, i1 %icmp_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 632 'and' 'and_ln27_11' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node out_62)   --->   "%xor_ln27_1 = xor i1 %and_ln27_11, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 633 'xor' 'xor_ln27_1' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_13)   --->   "%and_ln27_12 = and i1 %and_ln27_9, i1 %and_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 634 'and' 'and_ln27_12' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_13)   --->   "%xor_ln27_2 = xor i1 %and_ln27_12, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 635 'xor' 'xor_ln27_2' <Predicate = (op_read == 18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_13 = and i1 %icmp_ln27_1, i1 %xor_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 636 'and' 'and_ln27_13' <Predicate = (op_read == 18)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_62 = or i1 %and_ln27_13, i1 %xor_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 637 'or' 'out_62' <Predicate = (op_read == 18)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i1 %out_62" [../src/ban_interface.cpp:82]   --->   Operation 638 'zext' 'zext_ln82' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.82ns)   --->   "%br_ln83 = br void %._crit_edge" [../src/ban_interface.cpp:83]   --->   Operation 639 'br' 'br_ln83' <Predicate = (op_read == 18)> <Delay = 0.82>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 640 'trunc' 'trunc_ln27' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 641 'icmp' 'icmp_ln27' <Predicate = (op_read == 17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 642 'partselect' 'tmp_109' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln27_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 643 'partselect' 'trunc_ln27_18' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.84ns)   --->   "%icmp_ln27_8 = icmp_ne  i8 %tmp_109, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 644 'icmp' 'icmp_ln27_8' <Predicate = (op_read == 17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [1/1] (1.05ns)   --->   "%icmp_ln27_9 = icmp_eq  i23 %trunc_ln27_18, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 645 'icmp' 'icmp_ln27_9' <Predicate = (op_read == 17)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_6)   --->   "%or_ln27_4 = or i1 %icmp_ln27_9, i1 %icmp_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 646 'or' 'or_ln27_4' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [1/2] (2.78ns)   --->   "%tmp_110 = fcmp_oeq  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 647 'fcmp' 'tmp_110' <Predicate = (op_read == 17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_6)   --->   "%and_ln27_2 = and i1 %or_ln27_4, i1 %tmp_110" [../src/ban_s3.cpp:27]   --->   Operation 648 'and' 'and_ln27_2' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 649 'partselect' 'tmp_111' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln27_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 650 'partselect' 'trunc_ln27_19' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.84ns)   --->   "%icmp_ln27_10 = icmp_ne  i8 %tmp_111, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 651 'icmp' 'icmp_ln27_10' <Predicate = (op_read == 17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (1.05ns)   --->   "%icmp_ln27_11 = icmp_eq  i23 %trunc_ln27_19, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 652 'icmp' 'icmp_ln27_11' <Predicate = (op_read == 17)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node out_61)   --->   "%or_ln27_5 = or i1 %icmp_ln27_11, i1 %icmp_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 653 'or' 'or_ln27_5' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/2] (2.78ns)   --->   "%tmp_112 = fcmp_oeq  i32 %bitcast_ln27_10, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 654 'fcmp' 'tmp_112' <Predicate = (op_read == 17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node out_61)   --->   "%and_ln27_3 = and i1 %or_ln27_5, i1 %tmp_112" [../src/ban_s3.cpp:27]   --->   Operation 655 'and' 'and_ln27_3' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node out_61)   --->   "%and_ln27_4 = and i1 %and_ln27_3, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 656 'and' 'and_ln27_4' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_6)   --->   "%and_ln27_5 = and i1 %and_ln27_2, i1 %and_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 657 'and' 'and_ln27_5' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_6)   --->   "%xor_ln27 = xor i1 %icmp_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 658 'xor' 'xor_ln27' <Predicate = (op_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_6 = or i1 %and_ln27_5, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 659 'or' 'or_ln27_6' <Predicate = (op_read == 17)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_61 = and i1 %and_ln27_4, i1 %or_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 660 'and' 'out_61' <Predicate = (op_read == 17)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %out_61" [../src/ban_interface.cpp:78]   --->   Operation 661 'zext' 'zext_ln78' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.82ns)   --->   "%br_ln79 = br void %._crit_edge" [../src/ban_interface.cpp:79]   --->   Operation 662 'br' 'br_ln79' <Predicate = (op_read == 17)> <Delay = 0.82>

State 7 <SV = 46> <Delay = 7.05>
ST_7 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln348_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:348]   --->   Operation 663 'partselect' 'trunc_ln348_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %trunc_ln348_1" [../src/ban_s3.cpp:348]   --->   Operation 664 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln348_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:348]   --->   Operation 665 'partselect' 'trunc_ln348_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln348_1 = bitcast i32 %trunc_ln348_2" [../src/ban_s3.cpp:348]   --->   Operation 666 'bitcast' 'bitcast_ln348_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln348_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:348]   --->   Operation 667 'partselect' 'trunc_ln348_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln348_2 = bitcast i32 %trunc_ln348_3" [../src/ban_s3.cpp:348]   --->   Operation 668 'bitcast' 'bitcast_ln348_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 669 [9/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 669 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 670 [9/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 670 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 671 [9/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 671 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 47> <Delay = 7.05>
ST_8 : Operation 672 [8/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 672 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [8/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 673 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [8/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 674 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 48> <Delay = 7.05>
ST_9 : Operation 675 [7/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 675 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 676 [7/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 676 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 677 [7/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 677 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 49> <Delay = 7.05>
ST_10 : Operation 678 [6/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 678 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 679 [6/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 679 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 680 [6/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 680 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 50> <Delay = 7.05>
ST_11 : Operation 681 [5/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 681 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 682 [5/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 682 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 683 [5/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 683 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 51> <Delay = 7.05>
ST_12 : Operation 684 [4/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 684 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [4/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 685 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [4/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 686 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 52> <Delay = 7.05>
ST_13 : Operation 687 [3/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 687 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [3/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 688 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 689 [3/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 689 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 53> <Delay = 7.05>
ST_14 : Operation 690 [2/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 690 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 691 [2/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 691 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 692 [2/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 692 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 54> <Delay = 7.05>
ST_15 : Operation 693 [1/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln348, i32 %f_op_read" [../src/ban_s3.cpp:350]   --->   Operation 693 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 694 [1/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln348_1, i32 %f_op_read" [../src/ban_s3.cpp:351]   --->   Operation 694 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 695 [1/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln348_2, i32 %f_op_read" [../src/ban_s3.cpp:352]   --->   Operation 695 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 55> <Delay = 2.78>
ST_16 : Operation 696 [2/2] (2.78ns)   --->   "%tmp_101 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 696 'fcmp' 'tmp_101' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 697 [2/2] (2.78ns)   --->   "%tmp_103 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 697 'fcmp' 'tmp_103' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 698 [2/2] (2.78ns)   --->   "%tmp_105 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 698 'fcmp' 'tmp_105' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 56> <Delay = 4.25>
ST_17 : Operation 699 [1/1] (0.00ns)   --->   "%res_p_14 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:348]   --->   Operation 699 'trunc' 'res_p_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i32 %res_num_2" [../src/ban_s3.cpp:32]   --->   Operation 700 'bitcast' 'bitcast_ln32_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_3, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 701 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = trunc i32 %bitcast_ln32_3" [../src/ban_s3.cpp:32]   --->   Operation 702 'trunc' 'trunc_ln32_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 703 [1/1] (0.84ns)   --->   "%icmp_ln32_6 = icmp_ne  i8 %tmp_100, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 703 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 704 [1/1] (1.05ns)   --->   "%icmp_ln32_7 = icmp_eq  i23 %trunc_ln32_3, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 704 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_3)   --->   "%or_ln32_3 = or i1 %icmp_ln32_7, i1 %icmp_ln32_6" [../src/ban_s3.cpp:32]   --->   Operation 705 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 706 [1/2] (2.78ns)   --->   "%tmp_101 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 706 'fcmp' 'tmp_101' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 707 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_3 = and i1 %or_ln32_3, i1 %tmp_101" [../src/ban_s3.cpp:32]   --->   Operation 707 'and' 'and_ln32_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %res_num_3" [../src/ban_s3.cpp:35]   --->   Operation 708 'bitcast' 'bitcast_ln35_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 709 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [../src/ban_s3.cpp:35]   --->   Operation 710 'trunc' 'trunc_ln35_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 711 [1/1] (0.84ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_102, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 711 'icmp' 'icmp_ln35_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 712 [1/1] (1.05ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 712 'icmp' 'icmp_ln35_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_9)   --->   "%or_ln35_3 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [../src/ban_s3.cpp:35]   --->   Operation 713 'or' 'or_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 714 [1/2] (2.78ns)   --->   "%tmp_103 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 714 'fcmp' 'tmp_103' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 715 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_9 = and i1 %or_ln35_3, i1 %tmp_103" [../src/ban_s3.cpp:35]   --->   Operation 715 'and' 'and_ln35_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_10)   --->   "%xor_ln35_3 = xor i1 %and_ln35_9, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 716 'xor' 'xor_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 717 [1/1] (1.01ns)   --->   "%res_p_15 = add i32 %res_p_14, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 717 'add' 'res_p_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln43_3 = bitcast i32 %res_num_5" [../src/ban_s3.cpp:43]   --->   Operation 718 'bitcast' 'bitcast_ln43_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_3, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 719 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i32 %bitcast_ln43_3" [../src/ban_s3.cpp:43]   --->   Operation 720 'trunc' 'trunc_ln43_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 721 [1/1] (0.84ns)   --->   "%icmp_ln43_6 = icmp_ne  i8 %tmp_104, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 721 'icmp' 'icmp_ln43_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 722 [1/1] (1.05ns)   --->   "%icmp_ln43_7 = icmp_eq  i23 %trunc_ln43_4, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 722 'icmp' 'icmp_ln43_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%or_ln43_6 = or i1 %icmp_ln43_7, i1 %icmp_ln43_6" [../src/ban_s3.cpp:43]   --->   Operation 723 'or' 'or_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 724 [1/2] (2.78ns)   --->   "%tmp_105 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 724 'fcmp' 'tmp_105' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%and_ln43_6 = and i1 %or_ln43_6, i1 %tmp_105" [../src/ban_s3.cpp:43]   --->   Operation 725 'and' 'and_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%xor_ln43_3 = xor i1 %and_ln43_6, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 726 'xor' 'xor_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 727 [1/1] (1.01ns)   --->   "%res_p_16 = add i32 %res_p_14, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 727 'add' 'res_p_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 728 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_10 = and i1 %and_ln32_3, i1 %xor_ln35_3" [../src/ban_s3.cpp:35]   --->   Operation 728 'and' 'and_ln35_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%and_ln35_11 = and i1 %and_ln35_9, i1 %and_ln32_3" [../src/ban_s3.cpp:35]   --->   Operation 729 'and' 'and_ln35_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 730 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_7 = and i1 %and_ln35_11, i1 %xor_ln43_3" [../src/ban_s3.cpp:43]   --->   Operation 730 'and' 'and_ln43_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node out_60)   --->   "%or_ln43_7 = or i1 %and_ln43_7, i1 %and_ln35_10" [../src/ban_s3.cpp:43]   --->   Operation 731 'or' 'or_ln43_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node out_60)   --->   "%select_ln43_12 = select i1 %or_ln43_7, i32 0, i32 %res_num_5" [../src/ban_s3.cpp:43]   --->   Operation 732 'select' 'select_ln43_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 733 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_60 = select i1 %and_ln32_3, i32 %select_ln43_12, i32 %res_num_5" [../src/ban_s3.cpp:32]   --->   Operation 733 'select' 'out_60' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node res_num_13)   --->   "%res_num_12 = select i1 %and_ln35_10, i32 %res_num_5, i32 %res_num_3" [../src/ban_s3.cpp:35]   --->   Operation 734 'select' 'res_num_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 735 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_13 = select i1 %and_ln43_7, i32 %res_num_3, i32 %res_num_12" [../src/ban_s3.cpp:43]   --->   Operation 735 'select' 'res_num_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 736 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_20 = select i1 %and_ln32_3, i32 %res_num_13, i32 %res_num_3" [../src/ban_s3.cpp:32]   --->   Operation 736 'select' 'res_num_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node res_num_16)   --->   "%res_num_15 = select i1 %and_ln35_10, i32 %res_num_3, i32 %res_num_2" [../src/ban_s3.cpp:35]   --->   Operation 737 'select' 'res_num_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 738 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_16 = select i1 %and_ln43_7, i32 %res_num_5, i32 %res_num_15" [../src/ban_s3.cpp:43]   --->   Operation 738 'select' 'res_num_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 739 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_21 = select i1 %and_ln32_3, i32 %res_num_16, i32 %res_num_2" [../src/ban_s3.cpp:32]   --->   Operation 739 'select' 'res_num_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node res_p_19)   --->   "%res_p_17 = select i1 %and_ln35_10, i32 %res_p_15, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 740 'select' 'res_p_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node res_p_19)   --->   "%res_p_18 = select i1 %and_ln43_7, i32 %res_p_16, i32 %res_p_17" [../src/ban_s3.cpp:43]   --->   Operation 741 'select' 'res_p_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 742 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_19 = select i1 %and_ln32_3, i32 %res_p_18, i32 %res_p_14" [../src/ban_s3.cpp:32]   --->   Operation 742 'select' 'res_p_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 743 [1/1] (0.00ns)   --->   "%out_56 = trunc i32 %res_p_19" [../src/ban_interface.cpp:74]   --->   Operation 743 'trunc' 'out_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 744 [1/1] (0.00ns)   --->   "%out_57 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_19, i32 8, i32 31" [../src/ban_interface.cpp:74]   --->   Operation 744 'partselect' 'out_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 745 [1/1] (0.82ns)   --->   "%br_ln75 = br void %._crit_edge" [../src/ban_interface.cpp:75]   --->   Operation 745 'br' 'br_ln75' <Predicate = true> <Delay = 0.82>

State 18 <SV = 52> <Delay = 7.01>
ST_18 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln332_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:332]   --->   Operation 746 'partselect' 'trunc_ln332_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 747 [1/1] (0.00ns)   --->   "%bitcast_ln332 = bitcast i32 %trunc_ln332_1" [../src/ban_s3.cpp:332]   --->   Operation 747 'bitcast' 'bitcast_ln332' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln332_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:332]   --->   Operation 748 'partselect' 'trunc_ln332_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 749 [1/1] (0.00ns)   --->   "%bitcast_ln332_1 = bitcast i32 %trunc_ln332_2" [../src/ban_s3.cpp:332]   --->   Operation 749 'bitcast' 'bitcast_ln332_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln332_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:332]   --->   Operation 750 'partselect' 'trunc_ln332_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln332_2 = bitcast i32 %trunc_ln332_3" [../src/ban_s3.cpp:332]   --->   Operation 751 'bitcast' 'bitcast_ln332_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 752 [3/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln332, i32 %f_op_read" [../src/ban_s3.cpp:334]   --->   Operation 752 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 753 [3/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln332_1, i32 %f_op_read" [../src/ban_s3.cpp:335]   --->   Operation 753 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 754 [3/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln332_2, i32 %f_op_read" [../src/ban_s3.cpp:336]   --->   Operation 754 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 53> <Delay = 7.01>
ST_19 : Operation 755 [2/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln332, i32 %f_op_read" [../src/ban_s3.cpp:334]   --->   Operation 755 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 756 [2/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln332_1, i32 %f_op_read" [../src/ban_s3.cpp:335]   --->   Operation 756 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 757 [2/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln332_2, i32 %f_op_read" [../src/ban_s3.cpp:336]   --->   Operation 757 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 54> <Delay = 7.01>
ST_20 : Operation 758 [1/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln332, i32 %f_op_read" [../src/ban_s3.cpp:334]   --->   Operation 758 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 759 [1/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln332_1, i32 %f_op_read" [../src/ban_s3.cpp:335]   --->   Operation 759 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 760 [1/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln332_2, i32 %f_op_read" [../src/ban_s3.cpp:336]   --->   Operation 760 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 55> <Delay = 2.78>
ST_21 : Operation 761 [2/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 761 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 762 [2/2] (2.78ns)   --->   "%tmp_97 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 762 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 763 [2/2] (2.78ns)   --->   "%tmp_99 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 763 'fcmp' 'tmp_99' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 56> <Delay = 4.25>
ST_22 : Operation 764 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %b_op1_read" [../src/ban_s3.cpp:332]   --->   Operation 764 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i32 %res_num" [../src/ban_s3.cpp:32]   --->   Operation 765 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_2, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 766 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32_2" [../src/ban_s3.cpp:32]   --->   Operation 767 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 768 [1/1] (0.84ns)   --->   "%icmp_ln32_4 = icmp_ne  i8 %tmp_94, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 768 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 769 [1/1] (1.05ns)   --->   "%icmp_ln32_5 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 769 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_2)   --->   "%or_ln32_2 = or i1 %icmp_ln32_5, i1 %icmp_ln32_4" [../src/ban_s3.cpp:32]   --->   Operation 770 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 771 [1/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 771 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 772 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_2 = and i1 %or_ln32_2, i1 %tmp_95" [../src/ban_s3.cpp:32]   --->   Operation 772 'and' 'and_ln32_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %res_num_1" [../src/ban_s3.cpp:35]   --->   Operation 773 'bitcast' 'bitcast_ln35_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 774 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35_2" [../src/ban_s3.cpp:35]   --->   Operation 775 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (0.84ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_96, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 776 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 777 [1/1] (1.05ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 777 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_2 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [../src/ban_s3.cpp:35]   --->   Operation 778 'or' 'or_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 779 [1/2] (2.78ns)   --->   "%tmp_97 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 779 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_6 = and i1 %or_ln35_2, i1 %tmp_97" [../src/ban_s3.cpp:35]   --->   Operation 780 'and' 'and_ln35_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%xor_ln35_2 = xor i1 %and_ln35_6, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 781 'xor' 'xor_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [1/1] (1.01ns)   --->   "%res_p_9 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 782 'add' 'res_p_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%bitcast_ln43_2 = bitcast i32 %res_num_4" [../src/ban_s3.cpp:43]   --->   Operation 783 'bitcast' 'bitcast_ln43_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_2, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 784 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i32 %bitcast_ln43_2" [../src/ban_s3.cpp:43]   --->   Operation 785 'trunc' 'trunc_ln43_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 786 [1/1] (0.84ns)   --->   "%icmp_ln43_4 = icmp_ne  i8 %tmp_98, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 786 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 787 [1/1] (1.05ns)   --->   "%icmp_ln43_5 = icmp_eq  i23 %trunc_ln43_3, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 787 'icmp' 'icmp_ln43_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%or_ln43_4 = or i1 %icmp_ln43_5, i1 %icmp_ln43_4" [../src/ban_s3.cpp:43]   --->   Operation 788 'or' 'or_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 789 [1/2] (2.78ns)   --->   "%tmp_99 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 789 'fcmp' 'tmp_99' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%and_ln43_4 = and i1 %or_ln43_4, i1 %tmp_99" [../src/ban_s3.cpp:43]   --->   Operation 790 'and' 'and_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%xor_ln43_2 = xor i1 %and_ln43_4, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 791 'xor' 'xor_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 792 [1/1] (1.01ns)   --->   "%res_p_10 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 792 'add' 'res_p_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 793 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_7 = and i1 %and_ln32_2, i1 %xor_ln35_2" [../src/ban_s3.cpp:35]   --->   Operation 793 'and' 'and_ln35_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%and_ln35_8 = and i1 %and_ln35_6, i1 %and_ln32_2" [../src/ban_s3.cpp:35]   --->   Operation 794 'and' 'and_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 795 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_5 = and i1 %and_ln35_8, i1 %xor_ln43_2" [../src/ban_s3.cpp:43]   --->   Operation 795 'and' 'and_ln43_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node out_55)   --->   "%or_ln43_5 = or i1 %and_ln43_5, i1 %and_ln35_7" [../src/ban_s3.cpp:43]   --->   Operation 796 'or' 'or_ln43_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node out_55)   --->   "%select_ln43_8 = select i1 %or_ln43_5, i32 0, i32 %res_num_4" [../src/ban_s3.cpp:43]   --->   Operation 797 'select' 'select_ln43_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 798 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_55 = select i1 %and_ln32_2, i32 %select_ln43_8, i32 %res_num_4" [../src/ban_s3.cpp:32]   --->   Operation 798 'select' 'out_55' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node res_num_7)   --->   "%res_num_6 = select i1 %and_ln35_7, i32 %res_num_4, i32 %res_num_1" [../src/ban_s3.cpp:35]   --->   Operation 799 'select' 'res_num_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 800 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_7 = select i1 %and_ln43_5, i32 %res_num_1, i32 %res_num_6" [../src/ban_s3.cpp:43]   --->   Operation 800 'select' 'res_num_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 801 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_18 = select i1 %and_ln32_2, i32 %res_num_7, i32 %res_num_1" [../src/ban_s3.cpp:32]   --->   Operation 801 'select' 'res_num_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node res_num_10)   --->   "%res_num_9 = select i1 %and_ln35_7, i32 %res_num_1, i32 %res_num" [../src/ban_s3.cpp:35]   --->   Operation 802 'select' 'res_num_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 803 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_10 = select i1 %and_ln43_5, i32 %res_num_4, i32 %res_num_9" [../src/ban_s3.cpp:43]   --->   Operation 803 'select' 'res_num_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 804 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_19 = select i1 %and_ln32_2, i32 %res_num_10, i32 %res_num" [../src/ban_s3.cpp:32]   --->   Operation 804 'select' 'res_num_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node res_p_13)   --->   "%res_p_11 = select i1 %and_ln35_7, i32 %res_p_9, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 805 'select' 'res_p_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node res_p_13)   --->   "%res_p_12 = select i1 %and_ln43_5, i32 %res_p_10, i32 %res_p_11" [../src/ban_s3.cpp:43]   --->   Operation 806 'select' 'res_p_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 807 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_13 = select i1 %and_ln32_2, i32 %res_p_12, i32 %res_p" [../src/ban_s3.cpp:32]   --->   Operation 807 'select' 'res_p_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 808 [1/1] (0.00ns)   --->   "%out_51 = trunc i32 %res_p_13" [../src/ban_interface.cpp:70]   --->   Operation 808 'trunc' 'out_51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 809 [1/1] (0.00ns)   --->   "%out_52 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_13, i32 8, i32 31" [../src/ban_interface.cpp:70]   --->   Operation 809 'partselect' 'out_52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 810 [1/1] (0.82ns)   --->   "%br_ln71 = br void %._crit_edge" [../src/ban_interface.cpp:71]   --->   Operation 810 'br' 'br_ln71' <Predicate = true> <Delay = 0.82>

State 23 <SV = 54> <Delay = 0.35>
ST_23 : Operation 811 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %f_op_read" [../src/ban_s3.h:87]   --->   Operation 811 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 812 [1/1] (0.35ns)   --->   "%xor_ln87 = xor i32 %bitcast_ln87, i32 2147483648" [../src/ban_s3.h:87]   --->   Operation 812 'xor' 'xor_ln87' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 55> <Delay = 7.30>
ST_24 : Operation 813 [1/1] (0.00ns)   --->   "%bitcast_ln87_1 = bitcast i32 %xor_ln87" [../src/ban_s3.h:87]   --->   Operation 813 'bitcast' 'bitcast_ln87_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 814 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln87_1" [../src/ban_s3.h:87]   --->   Operation 814 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 56> <Delay = 6.01>
ST_25 : Operation 815 [1/2] (6.01ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln87_1" [../src/ban_s3.h:87]   --->   Operation 815 'call' 'call_ret3' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 816 [1/1] (0.00ns)   --->   "%ref_tmp25_043_s = extractvalue i128 %call_ret3" [../src/ban_s3.h:87]   --->   Operation 816 'extractvalue' 'ref_tmp25_043_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 817 [1/1] (0.00ns)   --->   "%out_50 = extractvalue i128 %call_ret3" [../src/ban_s3.h:87]   --->   Operation 817 'extractvalue' 'out_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 818 [1/1] (0.00ns)   --->   "%out_46 = extractvalue i128 %call_ret3" [../src/ban_s3.h:87]   --->   Operation 818 'extractvalue' 'out_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 819 [1/1] (0.00ns)   --->   "%out_47 = extractvalue i128 %call_ret3" [../src/ban_s3.h:87]   --->   Operation 819 'extractvalue' 'out_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 820 [1/1] (0.00ns)   --->   "%out_48 = trunc i32 %ref_tmp25_043_s" [../src/ban_interface.cpp:66]   --->   Operation 820 'trunc' 'out_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 821 [1/1] (0.00ns)   --->   "%out_49 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp25_043_s, i32 8, i32 31" [../src/ban_interface.cpp:66]   --->   Operation 821 'partselect' 'out_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 822 [1/1] (0.82ns)   --->   "%br_ln67 = br void %._crit_edge" [../src/ban_interface.cpp:67]   --->   Operation 822 'br' 'br_ln67' <Predicate = true> <Delay = 0.82>

State 26 <SV = 55> <Delay = 7.30>
ST_26 : Operation 823 [2/2] (7.30ns)   --->   "%call_ret2 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:62]   --->   Operation 823 'call' 'call_ret2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 56> <Delay = 6.01>
ST_27 : Operation 824 [1/2] (6.01ns)   --->   "%call_ret2 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:62]   --->   Operation 824 'call' 'call_ret2' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 825 [1/1] (0.00ns)   --->   "%ref_tmp23_044_s = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 825 'extractvalue' 'ref_tmp23_044_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 826 [1/1] (0.00ns)   --->   "%out_45 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 826 'extractvalue' 'out_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 827 [1/1] (0.00ns)   --->   "%out_41 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 827 'extractvalue' 'out_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 828 [1/1] (0.00ns)   --->   "%out_42 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 828 'extractvalue' 'out_42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 829 [1/1] (0.00ns)   --->   "%out_43 = trunc i32 %ref_tmp23_044_s" [../src/ban_interface.cpp:62]   --->   Operation 829 'trunc' 'out_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 830 [1/1] (0.00ns)   --->   "%out_44 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp23_044_s, i32 8, i32 31" [../src/ban_interface.cpp:62]   --->   Operation 830 'partselect' 'out_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 831 [1/1] (0.82ns)   --->   "%br_ln63 = br void %._crit_edge" [../src/ban_interface.cpp:63]   --->   Operation 831 'br' 'br_ln63' <Predicate = true> <Delay = 0.82>

State 28 <SV = 54> <Delay = 2.78>
ST_28 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:214]   --->   Operation 832 'partselect' 'trunc_ln214_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln214_3 = bitcast i32 %trunc_ln214_3" [../src/ban_s3.cpp:214]   --->   Operation 833 'bitcast' 'bitcast_ln214_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 834 [2/2] (2.78ns)   --->   "%tmp_80 = fcmp_ogt  i32 %bitcast_ln214_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 834 'fcmp' 'tmp_80' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln209_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:209]   --->   Operation 835 'partselect' 'trunc_ln209_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 836 [1/1] (0.00ns)   --->   "%bitcast_ln209_3 = bitcast i32 %trunc_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 836 'bitcast' 'bitcast_ln209_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 837 [2/2] (2.78ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln209_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 837 'fcmp' 'tmp_82' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 838 [2/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %bitcast_ln209_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 838 'fcmp' 'tmp_83' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 839 [2/2] (2.78ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln214_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 839 'fcmp' 'tmp_84' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 840 [2/2] (2.78ns)   --->   "%tmp_85 = fcmp_oeq  i32 %bitcast_ln209_3, i32 %bitcast_ln214_3" [../src/ban_s3.cpp:214]   --->   Operation 840 'fcmp' 'tmp_85' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln215_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 841 'partselect' 'trunc_ln215_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 842 [1/1] (0.00ns)   --->   "%bitcast_ln215_6 = bitcast i32 %trunc_ln215_6" [../src/ban_s3.cpp:215]   --->   Operation 842 'bitcast' 'bitcast_ln215_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln215_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 843 'partselect' 'trunc_ln215_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln215_7 = bitcast i32 %trunc_ln215_7" [../src/ban_s3.cpp:215]   --->   Operation 844 'bitcast' 'bitcast_ln215_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 845 [2/2] (2.78ns)   --->   "%tmp_88 = fcmp_oeq  i32 %bitcast_ln215_6, i32 %bitcast_ln215_7" [../src/ban_s3.cpp:215]   --->   Operation 845 'fcmp' 'tmp_88' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 846 [2/2] (2.78ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln209_3, i32 %bitcast_ln214_3" [../src/ban_s3.cpp:218]   --->   Operation 846 'fcmp' 'tmp_89' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln218_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 847 'partselect' 'trunc_ln218_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln218_6 = bitcast i32 %trunc_ln218_6" [../src/ban_s3.cpp:218]   --->   Operation 848 'bitcast' 'bitcast_ln218_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln218_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 849 'partselect' 'trunc_ln218_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 850 [1/1] (0.00ns)   --->   "%bitcast_ln218_7 = bitcast i32 %trunc_ln218_7" [../src/ban_s3.cpp:218]   --->   Operation 850 'bitcast' 'bitcast_ln218_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_28 : Operation 851 [2/2] (2.78ns)   --->   "%tmp_92 = fcmp_olt  i32 %bitcast_ln218_6, i32 %bitcast_ln218_7" [../src/ban_s3.cpp:218]   --->   Operation 851 'fcmp' 'tmp_92' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 852 [2/2] (2.78ns)   --->   "%tmp_93 = fcmp_olt  i32 %bitcast_ln215_6, i32 %bitcast_ln215_7" [../src/ban_s3.cpp:218]   --->   Operation 852 'fcmp' 'tmp_93' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:214]   --->   Operation 853 'partselect' 'trunc_ln214_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln214_2 = bitcast i32 %trunc_ln214_2" [../src/ban_s3.cpp:214]   --->   Operation 854 'bitcast' 'bitcast_ln214_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 855 [2/2] (2.78ns)   --->   "%tmp_65 = fcmp_ogt  i32 %bitcast_ln214_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 855 'fcmp' 'tmp_65' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:209]   --->   Operation 856 'partselect' 'trunc_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln209_2 = bitcast i32 %trunc_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 857 'bitcast' 'bitcast_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 858 [2/2] (2.78ns)   --->   "%tmp_67 = fcmp_olt  i32 %bitcast_ln209_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 858 'fcmp' 'tmp_67' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 859 [2/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln209_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 859 'fcmp' 'tmp_68' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 860 [2/2] (2.78ns)   --->   "%tmp_69 = fcmp_oeq  i32 %bitcast_ln214_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 860 'fcmp' 'tmp_69' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 861 [2/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln209_2, i32 %bitcast_ln214_2" [../src/ban_s3.cpp:214]   --->   Operation 861 'fcmp' 'tmp_70' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln215_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 862 'partselect' 'trunc_ln215_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln215_4 = bitcast i32 %trunc_ln215_4" [../src/ban_s3.cpp:215]   --->   Operation 863 'bitcast' 'bitcast_ln215_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln215_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 864 'partselect' 'trunc_ln215_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 865 [1/1] (0.00ns)   --->   "%bitcast_ln215_5 = bitcast i32 %trunc_ln215_5" [../src/ban_s3.cpp:215]   --->   Operation 865 'bitcast' 'bitcast_ln215_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 866 [2/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln215_4, i32 %bitcast_ln215_5" [../src/ban_s3.cpp:215]   --->   Operation 866 'fcmp' 'tmp_73' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 867 [2/2] (2.78ns)   --->   "%tmp_74 = fcmp_olt  i32 %bitcast_ln209_2, i32 %bitcast_ln214_2" [../src/ban_s3.cpp:218]   --->   Operation 867 'fcmp' 'tmp_74' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln218_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 868 'partselect' 'trunc_ln218_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%bitcast_ln218_4 = bitcast i32 %trunc_ln218_4" [../src/ban_s3.cpp:218]   --->   Operation 869 'bitcast' 'bitcast_ln218_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln218_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 870 'partselect' 'trunc_ln218_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%bitcast_ln218_5 = bitcast i32 %trunc_ln218_5" [../src/ban_s3.cpp:218]   --->   Operation 871 'bitcast' 'bitcast_ln218_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_28 : Operation 872 [2/2] (2.78ns)   --->   "%tmp_77 = fcmp_olt  i32 %bitcast_ln218_4, i32 %bitcast_ln218_5" [../src/ban_s3.cpp:218]   --->   Operation 872 'fcmp' 'tmp_77' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [2/2] (2.78ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln215_4, i32 %bitcast_ln215_5" [../src/ban_s3.cpp:218]   --->   Operation 873 'fcmp' 'tmp_78' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:214]   --->   Operation 874 'partselect' 'trunc_ln214_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%bitcast_ln214_1 = bitcast i32 %trunc_ln214_1" [../src/ban_s3.cpp:214]   --->   Operation 875 'bitcast' 'bitcast_ln214_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 876 [2/2] (2.78ns)   --->   "%tmp_50 = fcmp_ogt  i32 %bitcast_ln214_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 876 'fcmp' 'tmp_50' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:209]   --->   Operation 877 'partselect' 'trunc_ln209_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 878 [1/1] (0.00ns)   --->   "%bitcast_ln209_1 = bitcast i32 %trunc_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 878 'bitcast' 'bitcast_ln209_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 879 [2/2] (2.78ns)   --->   "%tmp_52 = fcmp_olt  i32 %bitcast_ln209_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 879 'fcmp' 'tmp_52' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 880 [2/2] (2.78ns)   --->   "%tmp_53 = fcmp_oeq  i32 %bitcast_ln209_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 880 'fcmp' 'tmp_53' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [2/2] (2.78ns)   --->   "%tmp_54 = fcmp_oeq  i32 %bitcast_ln214_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 881 'fcmp' 'tmp_54' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [2/2] (2.78ns)   --->   "%tmp_55 = fcmp_oeq  i32 %bitcast_ln209_1, i32 %bitcast_ln214_1" [../src/ban_s3.cpp:214]   --->   Operation 882 'fcmp' 'tmp_55' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 883 'partselect' 'trunc_ln215_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%bitcast_ln215_2 = bitcast i32 %trunc_ln215_2" [../src/ban_s3.cpp:215]   --->   Operation 884 'bitcast' 'bitcast_ln215_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 885 'partselect' 'trunc_ln215_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln215_3 = bitcast i32 %trunc_ln215_3" [../src/ban_s3.cpp:215]   --->   Operation 886 'bitcast' 'bitcast_ln215_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 887 [2/2] (2.78ns)   --->   "%tmp_58 = fcmp_oeq  i32 %bitcast_ln215_2, i32 %bitcast_ln215_3" [../src/ban_s3.cpp:215]   --->   Operation 887 'fcmp' 'tmp_58' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [2/2] (2.78ns)   --->   "%tmp_59 = fcmp_olt  i32 %bitcast_ln209_1, i32 %bitcast_ln214_1" [../src/ban_s3.cpp:218]   --->   Operation 888 'fcmp' 'tmp_59' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln218_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 889 'partselect' 'trunc_ln218_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln218_2 = bitcast i32 %trunc_ln218_2" [../src/ban_s3.cpp:218]   --->   Operation 890 'bitcast' 'bitcast_ln218_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln218_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 891 'partselect' 'trunc_ln218_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%bitcast_ln218_3 = bitcast i32 %trunc_ln218_3" [../src/ban_s3.cpp:218]   --->   Operation 892 'bitcast' 'bitcast_ln218_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_28 : Operation 893 [2/2] (2.78ns)   --->   "%tmp_62 = fcmp_olt  i32 %bitcast_ln218_2, i32 %bitcast_ln218_3" [../src/ban_s3.cpp:218]   --->   Operation 893 'fcmp' 'tmp_62' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [2/2] (2.78ns)   --->   "%tmp_63 = fcmp_olt  i32 %bitcast_ln215_2, i32 %bitcast_ln215_3" [../src/ban_s3.cpp:218]   --->   Operation 894 'fcmp' 'tmp_63' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:214]   --->   Operation 895 'partselect' 'trunc_ln12' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%bitcast_ln214 = bitcast i32 %trunc_ln12" [../src/ban_s3.cpp:214]   --->   Operation 896 'bitcast' 'bitcast_ln214' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 897 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %bitcast_ln214, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 897 'fcmp' 'tmp_34' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:209]   --->   Operation 898 'partselect' 'trunc_ln13' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i32 %trunc_ln13" [../src/ban_s3.cpp:209]   --->   Operation 899 'bitcast' 'bitcast_ln209' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 900 [2/2] (2.78ns)   --->   "%tmp_35 = fcmp_olt  i32 %bitcast_ln209, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 900 'fcmp' 'tmp_35' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 901 [2/2] (2.78ns)   --->   "%tmp_36 = fcmp_oeq  i32 %bitcast_ln209, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 901 'fcmp' 'tmp_36' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 902 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %bitcast_ln214, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 902 'fcmp' 'tmp_38' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 903 [2/2] (2.78ns)   --->   "%tmp_40 = fcmp_oeq  i32 %bitcast_ln209, i32 %bitcast_ln214" [../src/ban_s3.cpp:214]   --->   Operation 903 'fcmp' 'tmp_40' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 904 'partselect' 'trunc_ln14' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln215 = bitcast i32 %trunc_ln14" [../src/ban_s3.cpp:215]   --->   Operation 905 'bitcast' 'bitcast_ln215' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:215]   --->   Operation 906 'partselect' 'trunc_ln215_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%bitcast_ln215_1 = bitcast i32 %trunc_ln215_1" [../src/ban_s3.cpp:215]   --->   Operation 907 'bitcast' 'bitcast_ln215_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 908 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %bitcast_ln215, i32 %bitcast_ln215_1" [../src/ban_s3.cpp:215]   --->   Operation 908 'fcmp' 'tmp_43' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 909 [2/2] (2.78ns)   --->   "%tmp_44 = fcmp_olt  i32 %bitcast_ln209, i32 %bitcast_ln214" [../src/ban_s3.cpp:218]   --->   Operation 909 'fcmp' 'tmp_44' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 910 'partselect' 'trunc_ln15' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 911 [1/1] (0.00ns)   --->   "%bitcast_ln218 = bitcast i32 %trunc_ln15" [../src/ban_s3.cpp:218]   --->   Operation 911 'bitcast' 'bitcast_ln218' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln218_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:218]   --->   Operation 912 'partselect' 'trunc_ln218_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 913 [1/1] (0.00ns)   --->   "%bitcast_ln218_1 = bitcast i32 %trunc_ln218_1" [../src/ban_s3.cpp:218]   --->   Operation 913 'bitcast' 'bitcast_ln218_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_28 : Operation 914 [2/2] (2.78ns)   --->   "%tmp_47 = fcmp_olt  i32 %bitcast_ln218, i32 %bitcast_ln218_1" [../src/ban_s3.cpp:218]   --->   Operation 914 'fcmp' 'tmp_47' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 915 [2/2] (2.78ns)   --->   "%tmp_48 = fcmp_olt  i32 %bitcast_ln215, i32 %bitcast_ln215_1" [../src/ban_s3.cpp:218]   --->   Operation 915 'fcmp' 'tmp_48' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 916 'partselect' 'trunc_ln23_6' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i32 %trunc_ln23_6" [../src/ban_s3.cpp:23]   --->   Operation 917 'bitcast' 'bitcast_ln23_2' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 918 'partselect' 'trunc_ln23_7' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 919 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i32 %trunc_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 919 'bitcast' 'bitcast_ln23_3' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 920 [2/2] (2.78ns)   --->   "%tmp_26 = fcmp_oeq  i32 %bitcast_ln23_2, i32 %bitcast_ln23_3" [../src/ban_s3.cpp:23]   --->   Operation 920 'fcmp' 'tmp_26' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 921 'partselect' 'trunc_ln23_10' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 922 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i32 %trunc_ln23_10" [../src/ban_s3.cpp:23]   --->   Operation 922 'bitcast' 'bitcast_ln23_6' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 923 'partselect' 'trunc_ln23_11' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 924 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i32 %trunc_ln23_11" [../src/ban_s3.cpp:23]   --->   Operation 924 'bitcast' 'bitcast_ln23_7' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 925 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln23_6, i32 %bitcast_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 925 'fcmp' 'tmp_29' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln23_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 926 'partselect' 'trunc_ln23_14' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 927 [1/1] (0.00ns)   --->   "%bitcast_ln23_10 = bitcast i32 %trunc_ln23_14" [../src/ban_s3.cpp:23]   --->   Operation 927 'bitcast' 'bitcast_ln23_10' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln23_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 928 'partselect' 'trunc_ln23_15' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 929 [1/1] (0.00ns)   --->   "%bitcast_ln23_11 = bitcast i32 %trunc_ln23_15" [../src/ban_s3.cpp:23]   --->   Operation 929 'bitcast' 'bitcast_ln23_11' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_28 : Operation 930 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln23_10, i32 %bitcast_ln23_11" [../src/ban_s3.cpp:23]   --->   Operation 930 'fcmp' 'tmp_32' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 931 'partselect' 'trunc_ln23_4' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %trunc_ln23_4" [../src/ban_s3.cpp:23]   --->   Operation 932 'bitcast' 'bitcast_ln23' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 933 'partselect' 'trunc_ln23_5' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 934 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %trunc_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 934 'bitcast' 'bitcast_ln23_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 935 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_oeq  i32 %bitcast_ln23, i32 %bitcast_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 935 'fcmp' 'tmp_17' <Predicate = (op_read == 7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 936 'partselect' 'trunc_ln23_8' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 937 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i32 %trunc_ln23_8" [../src/ban_s3.cpp:23]   --->   Operation 937 'bitcast' 'bitcast_ln23_4' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 938 'partselect' 'trunc_ln23_9' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i32 %trunc_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 939 'bitcast' 'bitcast_ln23_5' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 940 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_oeq  i32 %bitcast_ln23_4, i32 %bitcast_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 940 'fcmp' 'tmp_20' <Predicate = (op_read == 7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln23_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 941 'partselect' 'trunc_ln23_12' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 942 [1/1] (0.00ns)   --->   "%bitcast_ln23_8 = bitcast i32 %trunc_ln23_12" [../src/ban_s3.cpp:23]   --->   Operation 942 'bitcast' 'bitcast_ln23_8' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln23_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 943 'partselect' 'trunc_ln23_13' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 944 [1/1] (0.00ns)   --->   "%bitcast_ln23_9 = bitcast i32 %trunc_ln23_13" [../src/ban_s3.cpp:23]   --->   Operation 944 'bitcast' 'bitcast_ln23_9' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_28 : Operation 945 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln23_8, i32 %bitcast_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 945 'fcmp' 'tmp_23' <Predicate = (op_read == 7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 55> <Delay = 5.36>
ST_29 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln207_6 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:207]   --->   Operation 946 'trunc' 'trunc_ln207_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln207_7 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:207]   --->   Operation 947 'trunc' 'trunc_ln207_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 948 [1/1] (0.99ns)   --->   "%pbp_3 = icmp_sgt  i32 %trunc_ln207_7, i32 %trunc_ln207_6" [../src/ban_s3.cpp:207]   --->   Operation 948 'icmp' 'pbp_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 949 [1/1] (0.99ns)   --->   "%bpp_3 = icmp_slt  i32 %trunc_ln207_7, i32 %trunc_ln207_6" [../src/ban_s3.cpp:208]   --->   Operation 949 'icmp' 'bpp_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 950 'partselect' 'tmp_79' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln209_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 951 'partselect' 'trunc_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 952 [1/1] (0.84ns)   --->   "%icmp_ln209_12 = icmp_ne  i8 %tmp_79, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 952 'icmp' 'icmp_ln209_12' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 953 [1/1] (1.05ns)   --->   "%icmp_ln209_13 = icmp_eq  i23 %trunc_ln209_7, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 953 'icmp' 'icmp_ln209_13' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 954 [1/1] (0.28ns)   --->   "%or_ln209_27 = or i1 %icmp_ln209_13, i1 %icmp_ln209_12" [../src/ban_s3.cpp:209]   --->   Operation 954 'or' 'or_ln209_27' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 955 [1/2] (2.78ns)   --->   "%tmp_80 = fcmp_ogt  i32 %bitcast_ln214_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 955 'fcmp' 'tmp_80' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 956 [1/1] (0.28ns)   --->   "%and_ln209_39 = and i1 %or_ln209_27, i1 %tmp_80" [../src/ban_s3.cpp:209]   --->   Operation 956 'and' 'and_ln209_39' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 957 'partselect' 'tmp_81' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln209_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 958 'partselect' 'trunc_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 959 [1/1] (0.84ns)   --->   "%icmp_ln209_14 = icmp_ne  i8 %tmp_81, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 959 'icmp' 'icmp_ln209_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 960 [1/1] (1.05ns)   --->   "%icmp_ln209_15 = icmp_eq  i23 %trunc_ln209_10, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 960 'icmp' 'icmp_ln209_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 961 [1/1] (0.28ns)   --->   "%or_ln209_28 = or i1 %icmp_ln209_15, i1 %icmp_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 961 'or' 'or_ln209_28' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 962 [1/2] (2.78ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln209_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 962 'fcmp' 'tmp_82' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 963 [1/1] (0.28ns)   --->   "%and_ln209_40 = and i1 %or_ln209_28, i1 %tmp_82" [../src/ban_s3.cpp:209]   --->   Operation 963 'and' 'and_ln209_40' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 964 [1/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %bitcast_ln209_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 964 'fcmp' 'tmp_83' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 965 [1/1] (0.28ns)   --->   "%and_ln209_41 = and i1 %or_ln209_28, i1 %tmp_83" [../src/ban_s3.cpp:209]   --->   Operation 965 'and' 'and_ln209_41' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_22)   --->   "%xor_ln209_15 = xor i1 %and_ln209_41, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 966 'xor' 'xor_ln209_15' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_6)   --->   "%xor_ln207_3 = xor i1 %pbp_3, i1 1" [../src/ban_s3.cpp:207]   --->   Operation 967 'xor' 'xor_ln207_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 968 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln208_6 = and i1 %bpp_3, i1 %xor_ln207_3" [../src/ban_s3.cpp:208]   --->   Operation 968 'and' 'and_ln208_6' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_42)   --->   "%xor_ln209_16 = xor i1 %and_ln209_40, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 969 'xor' 'xor_ln209_16' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 970 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_42 = and i1 %and_ln208_6, i1 %xor_ln209_16" [../src/ban_s3.cpp:209]   --->   Operation 970 'and' 'and_ln209_42' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_44)   --->   "%and_ln209_43 = and i1 %and_ln209_42, i1 %and_ln209_41" [../src/ban_s3.cpp:209]   --->   Operation 971 'and' 'and_ln209_43' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_44)   --->   "%or_ln209_29 = or i1 %pbp_3, i1 %and_ln209_43" [../src/ban_s3.cpp:209]   --->   Operation 972 'or' 'or_ln209_29' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 973 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_44 = and i1 %or_ln209_29, i1 %and_ln209_39" [../src/ban_s3.cpp:209]   --->   Operation 973 'and' 'and_ln209_44' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_30)   --->   "%xor_ln209_17 = xor i1 %and_ln209_39, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 974 'xor' 'xor_ln209_17' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 975 [1/2] (2.78ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln214_3, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 975 'fcmp' 'tmp_84' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_30)   --->   "%and_ln209_45 = and i1 %or_ln209_27, i1 %tmp_84" [../src/ban_s3.cpp:209]   --->   Operation 976 'and' 'and_ln209_45' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_30)   --->   "%and_ln209_46 = and i1 %pbp_3, i1 %xor_ln209_17" [../src/ban_s3.cpp:209]   --->   Operation 977 'and' 'and_ln209_46' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_30)   --->   "%and_ln209_47 = and i1 %and_ln209_45, i1 %and_ln209_40" [../src/ban_s3.cpp:209]   --->   Operation 978 'and' 'and_ln209_47' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_30)   --->   "%and_ln209_48 = and i1 %and_ln209_47, i1 %and_ln209_46" [../src/ban_s3.cpp:209]   --->   Operation 979 'and' 'and_ln209_48' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 980 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_30 = or i1 %and_ln209_48, i1 %and_ln209_44" [../src/ban_s3.cpp:209]   --->   Operation 980 'or' 'or_ln209_30' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 981 [1/1] (0.99ns)   --->   "%icmp_ln208_6 = icmp_ne  i32 %trunc_ln207_7, i32 %trunc_ln207_6" [../src/ban_s3.cpp:208]   --->   Operation 981 'icmp' 'icmp_ln208_6' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_31)   --->   "%and_ln208_7 = and i1 %or_ln209_30, i1 %icmp_ln208_6" [../src/ban_s3.cpp:208]   --->   Operation 982 'and' 'and_ln208_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_31)   --->   "%and_ln209_49 = and i1 %and_ln208_6, i1 %and_ln209_40" [../src/ban_s3.cpp:209]   --->   Operation 983 'and' 'and_ln209_49' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 984 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_31 = or i1 %and_ln209_49, i1 %and_ln208_7" [../src/ban_s3.cpp:209]   --->   Operation 984 'or' 'or_ln209_31' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_22)   --->   "%and_ln209_50 = and i1 %and_ln209_42, i1 %xor_ln209_15" [../src/ban_s3.cpp:209]   --->   Operation 985 'and' 'and_ln209_50' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%xor_ln209_18 = xor i1 %bpp_3, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 986 'xor' 'xor_ln209_18' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln209_32 = or i1 %pbp_3, i1 %xor_ln209_18" [../src/ban_s3.cpp:209]   --->   Operation 987 'or' 'or_ln209_32' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln209_33 = or i1 %and_ln209_40, i1 %or_ln209_32" [../src/ban_s3.cpp:209]   --->   Operation 988 'or' 'or_ln209_33' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln209_34 = or i1 %and_ln209_41, i1 %or_ln209_33" [../src/ban_s3.cpp:209]   --->   Operation 989 'or' 'or_ln209_34' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 990 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_3 = and i1 %or_ln209_31, i1 %or_ln209_34" [../src/ban_s3.cpp:209]   --->   Operation 990 'and' 'deq_p_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 991 [1/1] (0.28ns)   --->   "%and_ln214_9 = and i1 %or_ln209_28, i1 %or_ln209_27" [../src/ban_s3.cpp:214]   --->   Operation 991 'and' 'and_ln214_9' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 992 [1/2] (2.78ns)   --->   "%tmp_85 = fcmp_oeq  i32 %bitcast_ln209_3, i32 %bitcast_ln214_3" [../src/ban_s3.cpp:214]   --->   Operation 992 'fcmp' 'tmp_85' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 993 [1/1] (0.28ns)   --->   "%eq0_3 = and i1 %and_ln214_9, i1 %tmp_85" [../src/ban_s3.cpp:214]   --->   Operation 993 'and' 'eq0_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 994 'partselect' 'tmp_86' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln215_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 995 'partselect' 'trunc_ln215_13' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 996 'partselect' 'tmp_87' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln215_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 997 'partselect' 'trunc_ln215_14' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 998 [1/1] (0.84ns)   --->   "%icmp_ln215_12 = icmp_ne  i8 %tmp_86, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 998 'icmp' 'icmp_ln215_12' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 999 [1/1] (1.05ns)   --->   "%icmp_ln215_13 = icmp_eq  i23 %trunc_ln215_13, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 999 'icmp' 'icmp_ln215_13' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_12)   --->   "%or_ln215_6 = or i1 %icmp_ln215_13, i1 %icmp_ln215_12" [../src/ban_s3.cpp:215]   --->   Operation 1000 'or' 'or_ln215_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1001 [1/1] (0.84ns)   --->   "%icmp_ln215_14 = icmp_ne  i8 %tmp_87, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1001 'icmp' 'icmp_ln215_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1002 [1/1] (1.05ns)   --->   "%icmp_ln215_15 = icmp_eq  i23 %trunc_ln215_14, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1002 'icmp' 'icmp_ln215_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_12)   --->   "%or_ln215_7 = or i1 %icmp_ln215_15, i1 %icmp_ln215_14" [../src/ban_s3.cpp:215]   --->   Operation 1003 'or' 'or_ln215_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1004 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215_12 = and i1 %or_ln215_6, i1 %or_ln215_7" [../src/ban_s3.cpp:215]   --->   Operation 1004 'and' 'and_ln215_12' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1005 [1/2] (2.78ns)   --->   "%tmp_88 = fcmp_oeq  i32 %bitcast_ln215_6, i32 %bitcast_ln215_7" [../src/ban_s3.cpp:215]   --->   Operation 1005 'fcmp' 'tmp_88' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%eq1_3 = and i1 %and_ln215_12, i1 %tmp_88" [../src/ban_s3.cpp:215]   --->   Operation 1006 'and' 'eq1_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1007 [1/1] (0.99ns)   --->   "%icmp_ln218_3 = icmp_eq  i32 %trunc_ln207_7, i32 %trunc_ln207_6" [../src/ban_s3.cpp:218]   --->   Operation 1007 'icmp' 'icmp_ln218_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1008 [1/2] (2.78ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln209_3, i32 %bitcast_ln214_3" [../src/ban_s3.cpp:218]   --->   Operation 1008 'fcmp' 'tmp_89' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_3)   --->   "%and_ln218_18 = and i1 %and_ln214_9, i1 %tmp_89" [../src/ban_s3.cpp:218]   --->   Operation 1009 'and' 'and_ln218_18' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1010 'partselect' 'tmp_90' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln218_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1011 'partselect' 'trunc_ln218_13' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1012 'partselect' 'tmp_91' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln218_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1013 'partselect' 'trunc_ln218_14' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_29 : Operation 1014 [1/1] (0.84ns)   --->   "%icmp_ln218_16 = icmp_ne  i8 %tmp_90, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1014 'icmp' 'icmp_ln218_16' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1015 [1/1] (1.05ns)   --->   "%icmp_ln218_17 = icmp_eq  i23 %trunc_ln218_13, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1015 'icmp' 'icmp_ln218_17' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_20)   --->   "%or_ln218_9 = or i1 %icmp_ln218_17, i1 %icmp_ln218_16" [../src/ban_s3.cpp:218]   --->   Operation 1016 'or' 'or_ln218_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1017 [1/1] (0.84ns)   --->   "%icmp_ln218_18 = icmp_ne  i8 %tmp_91, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1017 'icmp' 'icmp_ln218_18' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1018 [1/1] (1.05ns)   --->   "%icmp_ln218_19 = icmp_eq  i23 %trunc_ln218_14, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1018 'icmp' 'icmp_ln218_19' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_20)   --->   "%or_ln218_10 = or i1 %icmp_ln218_19, i1 %icmp_ln218_18" [../src/ban_s3.cpp:218]   --->   Operation 1019 'or' 'or_ln218_10' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_20)   --->   "%and_ln218_19 = and i1 %or_ln218_9, i1 %or_ln218_10" [../src/ban_s3.cpp:218]   --->   Operation 1020 'and' 'and_ln218_19' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1021 [1/2] (2.78ns)   --->   "%tmp_92 = fcmp_olt  i32 %bitcast_ln218_6, i32 %bitcast_ln218_7" [../src/ban_s3.cpp:218]   --->   Operation 1021 'fcmp' 'tmp_92' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1022 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_20 = and i1 %and_ln218_19, i1 %tmp_92" [../src/ban_s3.cpp:218]   --->   Operation 1022 'and' 'and_ln218_20' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1023 [1/2] (2.78ns)   --->   "%tmp_93 = fcmp_olt  i32 %bitcast_ln215_6, i32 %bitcast_ln215_7" [../src/ban_s3.cpp:218]   --->   Operation 1023 'fcmp' 'tmp_93' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_3)   --->   "%and_ln218_21 = and i1 %and_ln215_12, i1 %tmp_93" [../src/ban_s3.cpp:218]   --->   Operation 1024 'and' 'and_ln218_21' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_22)   --->   "%xor_ln209_19 = xor i1 %or_ln209_31, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1025 'xor' 'xor_ln209_19' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_22)   --->   "%or_ln209_35 = or i1 %and_ln209_50, i1 %xor_ln209_19" [../src/ban_s3.cpp:209]   --->   Operation 1026 'or' 'or_ln209_35' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1027 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_22 = and i1 %or_ln209_35, i1 %icmp_ln218_3" [../src/ban_s3.cpp:218]   --->   Operation 1027 'and' 'and_ln218_22' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_3)   --->   "%xor_ln214_3 = xor i1 %eq0_3, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1028 'xor' 'xor_ln214_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_3)   --->   "%and_ln214_11 = and i1 %and_ln218_22, i1 %xor_ln214_3" [../src/ban_s3.cpp:214]   --->   Operation 1029 'and' 'and_ln214_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1030 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln214_3 = select i1 %and_ln214_11, i1 %and_ln218_18, i1 %and_ln218_21" [../src/ban_s3.cpp:214]   --->   Operation 1030 'select' 'select_ln214_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%and_ln215_14 = and i1 %eq0_3, i1 %eq1_3" [../src/ban_s3.cpp:215]   --->   Operation 1031 'and' 'and_ln215_14' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%and_ln215_15 = and i1 %and_ln215_14, i1 %and_ln218_22" [../src/ban_s3.cpp:215]   --->   Operation 1032 'and' 'and_ln215_15' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1033 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %and_ln215_15, i1 %and_ln218_20, i1 %select_ln214_3" [../src/ban_s3.cpp:215]   --->   Operation 1033 'select' 'select_ln215_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node out_40)   --->   "%and_ln218_23 = and i1 %select_ln215_3, i1 %icmp_ln218_3" [../src/ban_s3.cpp:218]   --->   Operation 1034 'and' 'and_ln218_23' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node out_40)   --->   "%or_ln218_11 = or i1 %deq_p_3, i1 %and_ln218_23" [../src/ban_s3.cpp:218]   --->   Operation 1035 'or' 'or_ln218_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1036 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_40 = xor i1 %or_ln218_11, i1 1" [../src/ban_s3.h:83]   --->   Operation 1036 'xor' 'out_40' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln207_4 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:207]   --->   Operation 1037 'trunc' 'trunc_ln207_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln207_5 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:207]   --->   Operation 1038 'trunc' 'trunc_ln207_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1039 [1/1] (0.99ns)   --->   "%pbp_2 = icmp_sgt  i32 %trunc_ln207_5, i32 %trunc_ln207_4" [../src/ban_s3.cpp:207]   --->   Operation 1039 'icmp' 'pbp_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1040 [1/1] (0.99ns)   --->   "%bpp_2 = icmp_slt  i32 %trunc_ln207_5, i32 %trunc_ln207_4" [../src/ban_s3.cpp:208]   --->   Operation 1040 'icmp' 'bpp_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 1041 'partselect' 'tmp_64' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln209_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 1042 'partselect' 'trunc_ln209_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1043 [1/1] (0.84ns)   --->   "%icmp_ln209_8 = icmp_ne  i8 %tmp_64, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1043 'icmp' 'icmp_ln209_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1044 [1/1] (1.05ns)   --->   "%icmp_ln209_9 = icmp_eq  i23 %trunc_ln209_s, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1044 'icmp' 'icmp_ln209_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1045 [1/1] (0.28ns)   --->   "%or_ln209_18 = or i1 %icmp_ln209_9, i1 %icmp_ln209_8" [../src/ban_s3.cpp:209]   --->   Operation 1045 'or' 'or_ln209_18' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1046 [1/2] (2.78ns)   --->   "%tmp_65 = fcmp_ogt  i32 %bitcast_ln214_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1046 'fcmp' 'tmp_65' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1047 [1/1] (0.28ns)   --->   "%and_ln209_26 = and i1 %or_ln209_18, i1 %tmp_65" [../src/ban_s3.cpp:209]   --->   Operation 1047 'and' 'and_ln209_26' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 1048 'partselect' 'tmp_66' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln209_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 1049 'partselect' 'trunc_ln209_6' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1050 [1/1] (0.84ns)   --->   "%icmp_ln209_10 = icmp_ne  i8 %tmp_66, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1050 'icmp' 'icmp_ln209_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1051 [1/1] (1.05ns)   --->   "%icmp_ln209_11 = icmp_eq  i23 %trunc_ln209_6, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1051 'icmp' 'icmp_ln209_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1052 [1/1] (0.28ns)   --->   "%or_ln209_19 = or i1 %icmp_ln209_11, i1 %icmp_ln209_10" [../src/ban_s3.cpp:209]   --->   Operation 1052 'or' 'or_ln209_19' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1053 [1/2] (2.78ns)   --->   "%tmp_67 = fcmp_olt  i32 %bitcast_ln209_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1053 'fcmp' 'tmp_67' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1054 [1/1] (0.28ns)   --->   "%and_ln209_27 = and i1 %or_ln209_19, i1 %tmp_67" [../src/ban_s3.cpp:209]   --->   Operation 1054 'and' 'and_ln209_27' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1055 [1/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln209_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1055 'fcmp' 'tmp_68' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1056 [1/1] (0.28ns)   --->   "%and_ln209_28 = and i1 %or_ln209_19, i1 %tmp_68" [../src/ban_s3.cpp:209]   --->   Operation 1056 'and' 'and_ln209_28' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_16)   --->   "%xor_ln209_10 = xor i1 %and_ln209_28, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1057 'xor' 'xor_ln209_10' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_4)   --->   "%xor_ln207_2 = xor i1 %pbp_2, i1 1" [../src/ban_s3.cpp:207]   --->   Operation 1058 'xor' 'xor_ln207_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1059 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln208_4 = and i1 %bpp_2, i1 %xor_ln207_2" [../src/ban_s3.cpp:208]   --->   Operation 1059 'and' 'and_ln208_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_29)   --->   "%xor_ln209_11 = xor i1 %and_ln209_27, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1060 'xor' 'xor_ln209_11' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1061 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_29 = and i1 %and_ln208_4, i1 %xor_ln209_11" [../src/ban_s3.cpp:209]   --->   Operation 1061 'and' 'and_ln209_29' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_31)   --->   "%and_ln209_30 = and i1 %and_ln209_29, i1 %and_ln209_28" [../src/ban_s3.cpp:209]   --->   Operation 1062 'and' 'and_ln209_30' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_31)   --->   "%or_ln209_20 = or i1 %pbp_2, i1 %and_ln209_30" [../src/ban_s3.cpp:209]   --->   Operation 1063 'or' 'or_ln209_20' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1064 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_31 = and i1 %or_ln209_20, i1 %and_ln209_26" [../src/ban_s3.cpp:209]   --->   Operation 1064 'and' 'and_ln209_31' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_21)   --->   "%xor_ln209_12 = xor i1 %and_ln209_26, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1065 'xor' 'xor_ln209_12' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1066 [1/2] (2.78ns)   --->   "%tmp_69 = fcmp_oeq  i32 %bitcast_ln214_2, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1066 'fcmp' 'tmp_69' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_21)   --->   "%and_ln209_32 = and i1 %or_ln209_18, i1 %tmp_69" [../src/ban_s3.cpp:209]   --->   Operation 1067 'and' 'and_ln209_32' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_21)   --->   "%and_ln209_33 = and i1 %pbp_2, i1 %xor_ln209_12" [../src/ban_s3.cpp:209]   --->   Operation 1068 'and' 'and_ln209_33' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_21)   --->   "%and_ln209_34 = and i1 %and_ln209_32, i1 %and_ln209_27" [../src/ban_s3.cpp:209]   --->   Operation 1069 'and' 'and_ln209_34' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_21)   --->   "%and_ln209_35 = and i1 %and_ln209_34, i1 %and_ln209_33" [../src/ban_s3.cpp:209]   --->   Operation 1070 'and' 'and_ln209_35' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1071 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_21 = or i1 %and_ln209_35, i1 %and_ln209_31" [../src/ban_s3.cpp:209]   --->   Operation 1071 'or' 'or_ln209_21' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1072 [1/1] (0.99ns)   --->   "%icmp_ln208_4 = icmp_ne  i32 %trunc_ln207_5, i32 %trunc_ln207_4" [../src/ban_s3.cpp:208]   --->   Operation 1072 'icmp' 'icmp_ln208_4' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_22)   --->   "%and_ln208_5 = and i1 %or_ln209_21, i1 %icmp_ln208_4" [../src/ban_s3.cpp:208]   --->   Operation 1073 'and' 'and_ln208_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_22)   --->   "%and_ln209_36 = and i1 %and_ln208_4, i1 %and_ln209_27" [../src/ban_s3.cpp:209]   --->   Operation 1074 'and' 'and_ln209_36' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1075 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_22 = or i1 %and_ln209_36, i1 %and_ln208_5" [../src/ban_s3.cpp:209]   --->   Operation 1075 'or' 'or_ln209_22' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_16)   --->   "%and_ln209_37 = and i1 %and_ln209_29, i1 %xor_ln209_10" [../src/ban_s3.cpp:209]   --->   Operation 1076 'and' 'and_ln209_37' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%xor_ln209_13 = xor i1 %bpp_2, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1077 'xor' 'xor_ln209_13' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln209_23 = or i1 %pbp_2, i1 %xor_ln209_13" [../src/ban_s3.cpp:209]   --->   Operation 1078 'or' 'or_ln209_23' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln209_24 = or i1 %and_ln209_27, i1 %or_ln209_23" [../src/ban_s3.cpp:209]   --->   Operation 1079 'or' 'or_ln209_24' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln209_25 = or i1 %and_ln209_28, i1 %or_ln209_24" [../src/ban_s3.cpp:209]   --->   Operation 1080 'or' 'or_ln209_25' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1081 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_2 = and i1 %or_ln209_22, i1 %or_ln209_25" [../src/ban_s3.cpp:209]   --->   Operation 1081 'and' 'deq_p_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1082 [1/1] (0.28ns)   --->   "%and_ln214_6 = and i1 %or_ln209_19, i1 %or_ln209_18" [../src/ban_s3.cpp:214]   --->   Operation 1082 'and' 'and_ln214_6' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1083 [1/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln209_2, i32 %bitcast_ln214_2" [../src/ban_s3.cpp:214]   --->   Operation 1083 'fcmp' 'tmp_70' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1084 [1/1] (0.28ns)   --->   "%eq0_2 = and i1 %and_ln214_6, i1 %tmp_70" [../src/ban_s3.cpp:214]   --->   Operation 1084 'and' 'eq0_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 1085 'partselect' 'tmp_71' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln215_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 1086 'partselect' 'trunc_ln215_11' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 1087 'partselect' 'tmp_72' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln215_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 1088 'partselect' 'trunc_ln215_12' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1089 [1/1] (0.84ns)   --->   "%icmp_ln215_8 = icmp_ne  i8 %tmp_71, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1089 'icmp' 'icmp_ln215_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1090 [1/1] (1.05ns)   --->   "%icmp_ln215_9 = icmp_eq  i23 %trunc_ln215_11, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1090 'icmp' 'icmp_ln215_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_8)   --->   "%or_ln215_4 = or i1 %icmp_ln215_9, i1 %icmp_ln215_8" [../src/ban_s3.cpp:215]   --->   Operation 1091 'or' 'or_ln215_4' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1092 [1/1] (0.84ns)   --->   "%icmp_ln215_10 = icmp_ne  i8 %tmp_72, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1092 'icmp' 'icmp_ln215_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1093 [1/1] (1.05ns)   --->   "%icmp_ln215_11 = icmp_eq  i23 %trunc_ln215_12, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1093 'icmp' 'icmp_ln215_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_8)   --->   "%or_ln215_5 = or i1 %icmp_ln215_11, i1 %icmp_ln215_10" [../src/ban_s3.cpp:215]   --->   Operation 1094 'or' 'or_ln215_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1095 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215_8 = and i1 %or_ln215_4, i1 %or_ln215_5" [../src/ban_s3.cpp:215]   --->   Operation 1095 'and' 'and_ln215_8' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1096 [1/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln215_4, i32 %bitcast_ln215_5" [../src/ban_s3.cpp:215]   --->   Operation 1096 'fcmp' 'tmp_73' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_2)   --->   "%eq1_2 = and i1 %and_ln215_8, i1 %tmp_73" [../src/ban_s3.cpp:215]   --->   Operation 1097 'and' 'eq1_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1098 [1/1] (0.99ns)   --->   "%icmp_ln218_2 = icmp_eq  i32 %trunc_ln207_5, i32 %trunc_ln207_4" [../src/ban_s3.cpp:218]   --->   Operation 1098 'icmp' 'icmp_ln218_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1099 [1/2] (2.78ns)   --->   "%tmp_74 = fcmp_olt  i32 %bitcast_ln209_2, i32 %bitcast_ln214_2" [../src/ban_s3.cpp:218]   --->   Operation 1099 'fcmp' 'tmp_74' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_2)   --->   "%and_ln218_12 = and i1 %and_ln214_6, i1 %tmp_74" [../src/ban_s3.cpp:218]   --->   Operation 1100 'and' 'and_ln218_12' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1101 'partselect' 'tmp_75' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln218_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1102 'partselect' 'trunc_ln218_11' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1103 'partselect' 'tmp_76' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln218_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1104 'partselect' 'trunc_ln218_12' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_29 : Operation 1105 [1/1] (0.84ns)   --->   "%icmp_ln218_12 = icmp_ne  i8 %tmp_75, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1105 'icmp' 'icmp_ln218_12' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1106 [1/1] (1.05ns)   --->   "%icmp_ln218_13 = icmp_eq  i23 %trunc_ln218_11, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1106 'icmp' 'icmp_ln218_13' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_14)   --->   "%or_ln218_6 = or i1 %icmp_ln218_13, i1 %icmp_ln218_12" [../src/ban_s3.cpp:218]   --->   Operation 1107 'or' 'or_ln218_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1108 [1/1] (0.84ns)   --->   "%icmp_ln218_14 = icmp_ne  i8 %tmp_76, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1108 'icmp' 'icmp_ln218_14' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1109 [1/1] (1.05ns)   --->   "%icmp_ln218_15 = icmp_eq  i23 %trunc_ln218_12, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1109 'icmp' 'icmp_ln218_15' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_14)   --->   "%or_ln218_7 = or i1 %icmp_ln218_15, i1 %icmp_ln218_14" [../src/ban_s3.cpp:218]   --->   Operation 1110 'or' 'or_ln218_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_14)   --->   "%and_ln218_13 = and i1 %or_ln218_6, i1 %or_ln218_7" [../src/ban_s3.cpp:218]   --->   Operation 1111 'and' 'and_ln218_13' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1112 [1/2] (2.78ns)   --->   "%tmp_77 = fcmp_olt  i32 %bitcast_ln218_4, i32 %bitcast_ln218_5" [../src/ban_s3.cpp:218]   --->   Operation 1112 'fcmp' 'tmp_77' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1113 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_14 = and i1 %and_ln218_13, i1 %tmp_77" [../src/ban_s3.cpp:218]   --->   Operation 1113 'and' 'and_ln218_14' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1114 [1/2] (2.78ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln215_4, i32 %bitcast_ln215_5" [../src/ban_s3.cpp:218]   --->   Operation 1114 'fcmp' 'tmp_78' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_2)   --->   "%and_ln218_15 = and i1 %and_ln215_8, i1 %tmp_78" [../src/ban_s3.cpp:218]   --->   Operation 1115 'and' 'and_ln218_15' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_16)   --->   "%xor_ln209_14 = xor i1 %or_ln209_22, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1116 'xor' 'xor_ln209_14' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_16)   --->   "%or_ln209_26 = or i1 %and_ln209_37, i1 %xor_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 1117 'or' 'or_ln209_26' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1118 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_16 = and i1 %or_ln209_26, i1 %icmp_ln218_2" [../src/ban_s3.cpp:218]   --->   Operation 1118 'and' 'and_ln218_16' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_2)   --->   "%xor_ln214_2 = xor i1 %eq0_2, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1119 'xor' 'xor_ln214_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_2)   --->   "%and_ln214_8 = and i1 %and_ln218_16, i1 %xor_ln214_2" [../src/ban_s3.cpp:214]   --->   Operation 1120 'and' 'and_ln214_8' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1121 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln214_2 = select i1 %and_ln214_8, i1 %and_ln218_12, i1 %and_ln218_15" [../src/ban_s3.cpp:214]   --->   Operation 1121 'select' 'select_ln214_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_2)   --->   "%and_ln215_10 = and i1 %eq0_2, i1 %eq1_2" [../src/ban_s3.cpp:215]   --->   Operation 1122 'and' 'and_ln215_10' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_2)   --->   "%and_ln215_11 = and i1 %and_ln215_10, i1 %and_ln218_16" [../src/ban_s3.cpp:215]   --->   Operation 1123 'and' 'and_ln215_11' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1124 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln215_2 = select i1 %and_ln215_11, i1 %and_ln218_14, i1 %select_ln214_2" [../src/ban_s3.cpp:215]   --->   Operation 1124 'select' 'select_ln215_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node out_39)   --->   "%and_ln218_17 = and i1 %select_ln215_2, i1 %icmp_ln218_2" [../src/ban_s3.cpp:218]   --->   Operation 1125 'and' 'and_ln218_17' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node out_39)   --->   "%or_ln218_8 = or i1 %deq_p_2, i1 %and_ln218_17" [../src/ban_s3.cpp:218]   --->   Operation 1126 'or' 'or_ln218_8' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1127 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_39 = xor i1 %or_ln218_8, i1 1" [../src/ban_s3.h:82]   --->   Operation 1127 'xor' 'out_39' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln207_2 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:207]   --->   Operation 1128 'trunc' 'trunc_ln207_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln207_3 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:207]   --->   Operation 1129 'trunc' 'trunc_ln207_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1130 [1/1] (0.99ns)   --->   "%pbp_1 = icmp_sgt  i32 %trunc_ln207_3, i32 %trunc_ln207_2" [../src/ban_s3.cpp:207]   --->   Operation 1130 'icmp' 'pbp_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1131 [1/1] (0.99ns)   --->   "%bpp_1 = icmp_slt  i32 %trunc_ln207_3, i32 %trunc_ln207_2" [../src/ban_s3.cpp:208]   --->   Operation 1131 'icmp' 'bpp_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 1132 'partselect' 'tmp_49' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln209_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 1133 'partselect' 'trunc_ln209_8' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1134 [1/1] (0.84ns)   --->   "%icmp_ln209_4 = icmp_ne  i8 %tmp_49, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1134 'icmp' 'icmp_ln209_4' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1135 [1/1] (1.05ns)   --->   "%icmp_ln209_5 = icmp_eq  i23 %trunc_ln209_8, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1135 'icmp' 'icmp_ln209_5' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1136 [1/1] (0.28ns)   --->   "%or_ln209_9 = or i1 %icmp_ln209_5, i1 %icmp_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 1136 'or' 'or_ln209_9' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1137 [1/2] (2.78ns)   --->   "%tmp_50 = fcmp_ogt  i32 %bitcast_ln214_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1137 'fcmp' 'tmp_50' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1138 [1/1] (0.28ns)   --->   "%and_ln209_13 = and i1 %or_ln209_9, i1 %tmp_50" [../src/ban_s3.cpp:209]   --->   Operation 1138 'and' 'and_ln209_13' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 1139 'partselect' 'tmp_51' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln209_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 1140 'partselect' 'trunc_ln209_9' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1141 [1/1] (0.84ns)   --->   "%icmp_ln209_6 = icmp_ne  i8 %tmp_51, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1141 'icmp' 'icmp_ln209_6' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1142 [1/1] (1.05ns)   --->   "%icmp_ln209_7 = icmp_eq  i23 %trunc_ln209_9, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1142 'icmp' 'icmp_ln209_7' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1143 [1/1] (0.28ns)   --->   "%or_ln209_10 = or i1 %icmp_ln209_7, i1 %icmp_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 1143 'or' 'or_ln209_10' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1144 [1/2] (2.78ns)   --->   "%tmp_52 = fcmp_olt  i32 %bitcast_ln209_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1144 'fcmp' 'tmp_52' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1145 [1/1] (0.28ns)   --->   "%and_ln209_14 = and i1 %or_ln209_10, i1 %tmp_52" [../src/ban_s3.cpp:209]   --->   Operation 1145 'and' 'and_ln209_14' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1146 [1/2] (2.78ns)   --->   "%tmp_53 = fcmp_oeq  i32 %bitcast_ln209_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1146 'fcmp' 'tmp_53' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1147 [1/1] (0.28ns)   --->   "%and_ln209_15 = and i1 %or_ln209_10, i1 %tmp_53" [../src/ban_s3.cpp:209]   --->   Operation 1147 'and' 'and_ln209_15' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_10)   --->   "%xor_ln209_5 = xor i1 %and_ln209_15, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1148 'xor' 'xor_ln209_5' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_2)   --->   "%xor_ln207_1 = xor i1 %pbp_1, i1 1" [../src/ban_s3.cpp:207]   --->   Operation 1149 'xor' 'xor_ln207_1' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1150 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln208_2 = and i1 %bpp_1, i1 %xor_ln207_1" [../src/ban_s3.cpp:208]   --->   Operation 1150 'and' 'and_ln208_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_16)   --->   "%xor_ln209_6 = xor i1 %and_ln209_14, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1151 'xor' 'xor_ln209_6' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1152 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_16 = and i1 %and_ln208_2, i1 %xor_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 1152 'and' 'and_ln209_16' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%and_ln209_17 = and i1 %and_ln209_16, i1 %and_ln209_15" [../src/ban_s3.cpp:209]   --->   Operation 1153 'and' 'and_ln209_17' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%or_ln209_11 = or i1 %pbp_1, i1 %and_ln209_17" [../src/ban_s3.cpp:209]   --->   Operation 1154 'or' 'or_ln209_11' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_18 = and i1 %or_ln209_11, i1 %and_ln209_13" [../src/ban_s3.cpp:209]   --->   Operation 1155 'and' 'and_ln209_18' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_12)   --->   "%xor_ln209_7 = xor i1 %and_ln209_13, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1156 'xor' 'xor_ln209_7' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1157 [1/2] (2.78ns)   --->   "%tmp_54 = fcmp_oeq  i32 %bitcast_ln214_1, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1157 'fcmp' 'tmp_54' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_12)   --->   "%and_ln209_19 = and i1 %or_ln209_9, i1 %tmp_54" [../src/ban_s3.cpp:209]   --->   Operation 1158 'and' 'and_ln209_19' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_12)   --->   "%and_ln209_20 = and i1 %pbp_1, i1 %xor_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 1159 'and' 'and_ln209_20' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_12)   --->   "%and_ln209_21 = and i1 %and_ln209_19, i1 %and_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 1160 'and' 'and_ln209_21' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_12)   --->   "%and_ln209_22 = and i1 %and_ln209_21, i1 %and_ln209_20" [../src/ban_s3.cpp:209]   --->   Operation 1161 'and' 'and_ln209_22' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1162 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_12 = or i1 %and_ln209_22, i1 %and_ln209_18" [../src/ban_s3.cpp:209]   --->   Operation 1162 'or' 'or_ln209_12' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1163 [1/1] (0.99ns)   --->   "%icmp_ln208_2 = icmp_ne  i32 %trunc_ln207_3, i32 %trunc_ln207_2" [../src/ban_s3.cpp:208]   --->   Operation 1163 'icmp' 'icmp_ln208_2' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_13)   --->   "%and_ln208_3 = and i1 %or_ln209_12, i1 %icmp_ln208_2" [../src/ban_s3.cpp:208]   --->   Operation 1164 'and' 'and_ln208_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_13)   --->   "%and_ln209_23 = and i1 %and_ln208_2, i1 %and_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 1165 'and' 'and_ln209_23' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1166 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_13 = or i1 %and_ln209_23, i1 %and_ln208_3" [../src/ban_s3.cpp:209]   --->   Operation 1166 'or' 'or_ln209_13' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_10)   --->   "%and_ln209_24 = and i1 %and_ln209_16, i1 %xor_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 1167 'and' 'and_ln209_24' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%xor_ln209_8 = xor i1 %bpp_1, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1168 'xor' 'xor_ln209_8' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln209_14 = or i1 %pbp_1, i1 %xor_ln209_8" [../src/ban_s3.cpp:209]   --->   Operation 1169 'or' 'or_ln209_14' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln209_15 = or i1 %and_ln209_14, i1 %or_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 1170 'or' 'or_ln209_15' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln209_16 = or i1 %and_ln209_15, i1 %or_ln209_15" [../src/ban_s3.cpp:209]   --->   Operation 1171 'or' 'or_ln209_16' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1172 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_1 = and i1 %or_ln209_13, i1 %or_ln209_16" [../src/ban_s3.cpp:209]   --->   Operation 1172 'and' 'deq_p_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1173 [1/1] (0.28ns)   --->   "%and_ln214_3 = and i1 %or_ln209_10, i1 %or_ln209_9" [../src/ban_s3.cpp:214]   --->   Operation 1173 'and' 'and_ln214_3' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1174 [1/2] (2.78ns)   --->   "%tmp_55 = fcmp_oeq  i32 %bitcast_ln209_1, i32 %bitcast_ln214_1" [../src/ban_s3.cpp:214]   --->   Operation 1174 'fcmp' 'tmp_55' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1175 [1/1] (0.28ns)   --->   "%eq0_1 = and i1 %and_ln214_3, i1 %tmp_55" [../src/ban_s3.cpp:214]   --->   Operation 1175 'and' 'eq0_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 1176 'partselect' 'tmp_56' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln215_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 1177 'partselect' 'trunc_ln215_s' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 1178 'partselect' 'tmp_57' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln215_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 1179 'partselect' 'trunc_ln215_10' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1180 [1/1] (0.84ns)   --->   "%icmp_ln215_4 = icmp_ne  i8 %tmp_56, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1180 'icmp' 'icmp_ln215_4' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1181 [1/1] (1.05ns)   --->   "%icmp_ln215_5 = icmp_eq  i23 %trunc_ln215_s, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1181 'icmp' 'icmp_ln215_5' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_4)   --->   "%or_ln215_2 = or i1 %icmp_ln215_5, i1 %icmp_ln215_4" [../src/ban_s3.cpp:215]   --->   Operation 1182 'or' 'or_ln215_2' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1183 [1/1] (0.84ns)   --->   "%icmp_ln215_6 = icmp_ne  i8 %tmp_57, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1183 'icmp' 'icmp_ln215_6' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1184 [1/1] (1.05ns)   --->   "%icmp_ln215_7 = icmp_eq  i23 %trunc_ln215_10, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1184 'icmp' 'icmp_ln215_7' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_4)   --->   "%or_ln215_3 = or i1 %icmp_ln215_7, i1 %icmp_ln215_6" [../src/ban_s3.cpp:215]   --->   Operation 1185 'or' 'or_ln215_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1186 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215_4 = and i1 %or_ln215_2, i1 %or_ln215_3" [../src/ban_s3.cpp:215]   --->   Operation 1186 'and' 'and_ln215_4' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1187 [1/2] (2.78ns)   --->   "%tmp_58 = fcmp_oeq  i32 %bitcast_ln215_2, i32 %bitcast_ln215_3" [../src/ban_s3.cpp:215]   --->   Operation 1187 'fcmp' 'tmp_58' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%eq1_1 = and i1 %and_ln215_4, i1 %tmp_58" [../src/ban_s3.cpp:215]   --->   Operation 1188 'and' 'eq1_1' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1189 [1/1] (0.99ns)   --->   "%icmp_ln218_1 = icmp_eq  i32 %trunc_ln207_3, i32 %trunc_ln207_2" [../src/ban_s3.cpp:218]   --->   Operation 1189 'icmp' 'icmp_ln218_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1190 [1/2] (2.78ns)   --->   "%tmp_59 = fcmp_olt  i32 %bitcast_ln209_1, i32 %bitcast_ln214_1" [../src/ban_s3.cpp:218]   --->   Operation 1190 'fcmp' 'tmp_59' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln218_6 = and i1 %and_ln214_3, i1 %tmp_59" [../src/ban_s3.cpp:218]   --->   Operation 1191 'and' 'and_ln218_6' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1192 'partselect' 'tmp_60' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln218_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1193 'partselect' 'trunc_ln218_9' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1194 'partselect' 'tmp_61' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln218_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1195 'partselect' 'trunc_ln218_10' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_29 : Operation 1196 [1/1] (0.84ns)   --->   "%icmp_ln218_8 = icmp_ne  i8 %tmp_60, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1196 'icmp' 'icmp_ln218_8' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1197 [1/1] (1.05ns)   --->   "%icmp_ln218_9 = icmp_eq  i23 %trunc_ln218_9, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1197 'icmp' 'icmp_ln218_9' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_8)   --->   "%or_ln218_3 = or i1 %icmp_ln218_9, i1 %icmp_ln218_8" [../src/ban_s3.cpp:218]   --->   Operation 1198 'or' 'or_ln218_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1199 [1/1] (0.84ns)   --->   "%icmp_ln218_10 = icmp_ne  i8 %tmp_61, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1199 'icmp' 'icmp_ln218_10' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1200 [1/1] (1.05ns)   --->   "%icmp_ln218_11 = icmp_eq  i23 %trunc_ln218_10, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1200 'icmp' 'icmp_ln218_11' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_8)   --->   "%or_ln218_4 = or i1 %icmp_ln218_11, i1 %icmp_ln218_10" [../src/ban_s3.cpp:218]   --->   Operation 1201 'or' 'or_ln218_4' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_8)   --->   "%and_ln218_7 = and i1 %or_ln218_3, i1 %or_ln218_4" [../src/ban_s3.cpp:218]   --->   Operation 1202 'and' 'and_ln218_7' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1203 [1/2] (2.78ns)   --->   "%tmp_62 = fcmp_olt  i32 %bitcast_ln218_2, i32 %bitcast_ln218_3" [../src/ban_s3.cpp:218]   --->   Operation 1203 'fcmp' 'tmp_62' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1204 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_8 = and i1 %and_ln218_7, i1 %tmp_62" [../src/ban_s3.cpp:218]   --->   Operation 1204 'and' 'and_ln218_8' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1205 [1/2] (2.78ns)   --->   "%tmp_63 = fcmp_olt  i32 %bitcast_ln215_2, i32 %bitcast_ln215_3" [../src/ban_s3.cpp:218]   --->   Operation 1205 'fcmp' 'tmp_63' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln218_9 = and i1 %and_ln215_4, i1 %tmp_63" [../src/ban_s3.cpp:218]   --->   Operation 1206 'and' 'and_ln218_9' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_10)   --->   "%xor_ln209_9 = xor i1 %or_ln209_13, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1207 'xor' 'xor_ln209_9' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_10)   --->   "%or_ln209_17 = or i1 %and_ln209_24, i1 %xor_ln209_9" [../src/ban_s3.cpp:209]   --->   Operation 1208 'or' 'or_ln209_17' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1209 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_10 = and i1 %or_ln209_17, i1 %icmp_ln218_1" [../src/ban_s3.cpp:218]   --->   Operation 1209 'and' 'and_ln218_10' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln214_1 = xor i1 %eq0_1, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1210 'xor' 'xor_ln214_1' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln214_5 = and i1 %and_ln218_10, i1 %xor_ln214_1" [../src/ban_s3.cpp:214]   --->   Operation 1211 'and' 'and_ln214_5' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1212 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %and_ln214_5, i1 %and_ln218_6, i1 %and_ln218_9" [../src/ban_s3.cpp:214]   --->   Operation 1212 'select' 'select_ln214_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%and_ln215_6 = and i1 %eq0_1, i1 %eq1_1" [../src/ban_s3.cpp:215]   --->   Operation 1213 'and' 'and_ln215_6' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%and_ln215_7 = and i1 %and_ln215_6, i1 %and_ln218_10" [../src/ban_s3.cpp:215]   --->   Operation 1214 'and' 'and_ln215_7' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1215 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %and_ln215_7, i1 %and_ln218_8, i1 %select_ln214_1" [../src/ban_s3.cpp:215]   --->   Operation 1215 'select' 'select_ln215_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node out_38)   --->   "%and_ln218_11 = and i1 %select_ln215_1, i1 %icmp_ln218_1" [../src/ban_s3.cpp:218]   --->   Operation 1216 'and' 'and_ln218_11' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1217 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_38 = or i1 %deq_p_1, i1 %and_ln218_11" [../src/ban_s3.cpp:218]   --->   Operation 1217 'or' 'out_38' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:207]   --->   Operation 1218 'trunc' 'trunc_ln207' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:207]   --->   Operation 1219 'trunc' 'trunc_ln207_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1220 [1/1] (0.99ns)   --->   "%pbp = icmp_sgt  i32 %trunc_ln207_1, i32 %trunc_ln207" [../src/ban_s3.cpp:207]   --->   Operation 1220 'icmp' 'pbp' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1221 [1/1] (0.99ns)   --->   "%bpp = icmp_slt  i32 %trunc_ln207_1, i32 %trunc_ln207" [../src/ban_s3.cpp:208]   --->   Operation 1221 'icmp' 'bpp' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 1222 'partselect' 'tmp_33' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln209_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 1223 'partselect' 'trunc_ln209_4' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1224 [1/1] (0.84ns)   --->   "%icmp_ln209 = icmp_ne  i8 %tmp_33, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1224 'icmp' 'icmp_ln209' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1225 [1/1] (1.05ns)   --->   "%icmp_ln209_1 = icmp_eq  i23 %trunc_ln209_4, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1225 'icmp' 'icmp_ln209_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1226 [1/1] (0.28ns)   --->   "%or_ln209 = or i1 %icmp_ln209_1, i1 %icmp_ln209" [../src/ban_s3.cpp:209]   --->   Operation 1226 'or' 'or_ln209' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1227 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %bitcast_ln214, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1227 'fcmp' 'tmp_34' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1228 [1/1] (0.28ns)   --->   "%and_ln209 = and i1 %or_ln209, i1 %tmp_34" [../src/ban_s3.cpp:209]   --->   Operation 1228 'and' 'and_ln209' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:209]   --->   Operation 1229 'partselect' 'tmp_s' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln209_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:209]   --->   Operation 1230 'partselect' 'trunc_ln209_5' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1231 [1/1] (0.84ns)   --->   "%icmp_ln209_2 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1231 'icmp' 'icmp_ln209_2' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1232 [1/1] (1.05ns)   --->   "%icmp_ln209_3 = icmp_eq  i23 %trunc_ln209_5, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1232 'icmp' 'icmp_ln209_3' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1233 [1/1] (0.28ns)   --->   "%or_ln209_1 = or i1 %icmp_ln209_3, i1 %icmp_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 1233 'or' 'or_ln209_1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1234 [1/2] (2.78ns)   --->   "%tmp_35 = fcmp_olt  i32 %bitcast_ln209, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1234 'fcmp' 'tmp_35' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1235 [1/1] (0.28ns)   --->   "%and_ln209_1 = and i1 %or_ln209_1, i1 %tmp_35" [../src/ban_s3.cpp:209]   --->   Operation 1235 'and' 'and_ln209_1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1236 [1/2] (2.78ns)   --->   "%tmp_36 = fcmp_oeq  i32 %bitcast_ln209, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1236 'fcmp' 'tmp_36' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1237 [1/1] (0.28ns)   --->   "%and_ln209_2 = and i1 %or_ln209_1, i1 %tmp_36" [../src/ban_s3.cpp:209]   --->   Operation 1237 'and' 'and_ln209_2' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_4)   --->   "%xor_ln209 = xor i1 %and_ln209_2, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1238 'xor' 'xor_ln209' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln208)   --->   "%xor_ln207 = xor i1 %pbp, i1 1" [../src/ban_s3.cpp:207]   --->   Operation 1239 'xor' 'xor_ln207' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1240 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln208 = and i1 %bpp, i1 %xor_ln207" [../src/ban_s3.cpp:208]   --->   Operation 1240 'and' 'and_ln208' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_3)   --->   "%xor_ln209_1 = xor i1 %and_ln209_1, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1241 'xor' 'xor_ln209_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1242 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_3 = and i1 %and_ln208, i1 %xor_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1242 'and' 'and_ln209_3' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_5)   --->   "%and_ln209_4 = and i1 %and_ln209_3, i1 %and_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 1243 'and' 'and_ln209_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_5)   --->   "%or_ln209_2 = or i1 %pbp, i1 %and_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 1244 'or' 'or_ln209_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1245 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_5 = and i1 %or_ln209_2, i1 %and_ln209" [../src/ban_s3.cpp:209]   --->   Operation 1245 'and' 'and_ln209_5' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_3)   --->   "%xor_ln209_2 = xor i1 %and_ln209, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1246 'xor' 'xor_ln209_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1247 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %bitcast_ln214, i32 0" [../src/ban_s3.cpp:209]   --->   Operation 1247 'fcmp' 'tmp_38' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_3)   --->   "%and_ln209_6 = and i1 %or_ln209, i1 %tmp_38" [../src/ban_s3.cpp:209]   --->   Operation 1248 'and' 'and_ln209_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_3)   --->   "%and_ln209_7 = and i1 %pbp, i1 %xor_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 1249 'and' 'and_ln209_7' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_3)   --->   "%and_ln209_8 = and i1 %and_ln209_6, i1 %and_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1250 'and' 'and_ln209_8' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_3)   --->   "%and_ln209_9 = and i1 %and_ln209_8, i1 %and_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 1251 'and' 'and_ln209_9' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1252 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_3 = or i1 %and_ln209_9, i1 %and_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 1252 'or' 'or_ln209_3' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1253 [1/1] (0.99ns)   --->   "%icmp_ln208 = icmp_ne  i32 %trunc_ln207_1, i32 %trunc_ln207" [../src/ban_s3.cpp:208]   --->   Operation 1253 'icmp' 'icmp_ln208' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_4)   --->   "%and_ln208_1 = and i1 %or_ln209_3, i1 %icmp_ln208" [../src/ban_s3.cpp:208]   --->   Operation 1254 'and' 'and_ln208_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node or_ln209_4)   --->   "%and_ln209_10 = and i1 %and_ln208, i1 %and_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1255 'and' 'and_ln209_10' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1256 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln209_4 = or i1 %and_ln209_10, i1 %and_ln208_1" [../src/ban_s3.cpp:209]   --->   Operation 1256 'or' 'or_ln209_4' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_4)   --->   "%and_ln209_11 = and i1 %and_ln209_3, i1 %xor_ln209" [../src/ban_s3.cpp:209]   --->   Operation 1257 'and' 'and_ln209_11' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%xor_ln209_3 = xor i1 %bpp, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1258 'xor' 'xor_ln209_3' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln209_5 = or i1 %pbp, i1 %xor_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1259 'or' 'or_ln209_5' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln209_6 = or i1 %and_ln209_1, i1 %or_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 1260 'or' 'or_ln209_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln209_7 = or i1 %and_ln209_2, i1 %or_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 1261 'or' 'or_ln209_7' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1262 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p = and i1 %or_ln209_4, i1 %or_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 1262 'and' 'deq_p' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1263 [1/1] (0.28ns)   --->   "%and_ln214 = and i1 %or_ln209_1, i1 %or_ln209" [../src/ban_s3.cpp:214]   --->   Operation 1263 'and' 'and_ln214' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1264 [1/2] (2.78ns)   --->   "%tmp_40 = fcmp_oeq  i32 %bitcast_ln209, i32 %bitcast_ln214" [../src/ban_s3.cpp:214]   --->   Operation 1264 'fcmp' 'tmp_40' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1265 [1/1] (0.28ns)   --->   "%eq0 = and i1 %and_ln214, i1 %tmp_40" [../src/ban_s3.cpp:214]   --->   Operation 1265 'and' 'eq0' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 1266 'partselect' 'tmp_41' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln215_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 1267 'partselect' 'trunc_ln215_8' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:215]   --->   Operation 1268 'partselect' 'tmp_42' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln215_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:215]   --->   Operation 1269 'partselect' 'trunc_ln215_9' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1270 [1/1] (0.84ns)   --->   "%icmp_ln215 = icmp_ne  i8 %tmp_41, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1270 'icmp' 'icmp_ln215' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1271 [1/1] (1.05ns)   --->   "%icmp_ln215_1 = icmp_eq  i23 %trunc_ln215_8, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1271 'icmp' 'icmp_ln215_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%or_ln215 = or i1 %icmp_ln215_1, i1 %icmp_ln215" [../src/ban_s3.cpp:215]   --->   Operation 1272 'or' 'or_ln215' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1273 [1/1] (0.84ns)   --->   "%icmp_ln215_2 = icmp_ne  i8 %tmp_42, i8 255" [../src/ban_s3.cpp:215]   --->   Operation 1273 'icmp' 'icmp_ln215_2' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1274 [1/1] (1.05ns)   --->   "%icmp_ln215_3 = icmp_eq  i23 %trunc_ln215_9, i23 0" [../src/ban_s3.cpp:215]   --->   Operation 1274 'icmp' 'icmp_ln215_3' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%or_ln215_1 = or i1 %icmp_ln215_3, i1 %icmp_ln215_2" [../src/ban_s3.cpp:215]   --->   Operation 1275 'or' 'or_ln215_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1276 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215 = and i1 %or_ln215, i1 %or_ln215_1" [../src/ban_s3.cpp:215]   --->   Operation 1276 'and' 'and_ln215' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1277 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %bitcast_ln215, i32 %bitcast_ln215_1" [../src/ban_s3.cpp:215]   --->   Operation 1277 'fcmp' 'tmp_43' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln215)   --->   "%eq1 = and i1 %and_ln215, i1 %tmp_43" [../src/ban_s3.cpp:215]   --->   Operation 1278 'and' 'eq1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1279 [1/1] (0.99ns)   --->   "%icmp_ln218 = icmp_eq  i32 %trunc_ln207_1, i32 %trunc_ln207" [../src/ban_s3.cpp:218]   --->   Operation 1279 'icmp' 'icmp_ln218' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1280 [1/2] (2.78ns)   --->   "%tmp_44 = fcmp_olt  i32 %bitcast_ln209, i32 %bitcast_ln214" [../src/ban_s3.cpp:218]   --->   Operation 1280 'fcmp' 'tmp_44' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%and_ln218 = and i1 %and_ln214, i1 %tmp_44" [../src/ban_s3.cpp:218]   --->   Operation 1281 'and' 'and_ln218' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1282 'partselect' 'tmp_45' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln218_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1283 'partselect' 'trunc_ln218_s' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:218]   --->   Operation 1284 'partselect' 'tmp_46' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln218_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:218]   --->   Operation 1285 'partselect' 'trunc_ln218_8' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_29 : Operation 1286 [1/1] (0.84ns)   --->   "%icmp_ln218_4 = icmp_ne  i8 %tmp_45, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1286 'icmp' 'icmp_ln218_4' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1287 [1/1] (1.05ns)   --->   "%icmp_ln218_5 = icmp_eq  i23 %trunc_ln218_s, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1287 'icmp' 'icmp_ln218_5' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_2)   --->   "%or_ln218 = or i1 %icmp_ln218_5, i1 %icmp_ln218_4" [../src/ban_s3.cpp:218]   --->   Operation 1288 'or' 'or_ln218' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1289 [1/1] (0.84ns)   --->   "%icmp_ln218_6 = icmp_ne  i8 %tmp_46, i8 255" [../src/ban_s3.cpp:218]   --->   Operation 1289 'icmp' 'icmp_ln218_6' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1290 [1/1] (1.05ns)   --->   "%icmp_ln218_7 = icmp_eq  i23 %trunc_ln218_8, i23 0" [../src/ban_s3.cpp:218]   --->   Operation 1290 'icmp' 'icmp_ln218_7' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_2)   --->   "%or_ln218_1 = or i1 %icmp_ln218_7, i1 %icmp_ln218_6" [../src/ban_s3.cpp:218]   --->   Operation 1291 'or' 'or_ln218_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_2)   --->   "%and_ln218_1 = and i1 %or_ln218, i1 %or_ln218_1" [../src/ban_s3.cpp:218]   --->   Operation 1292 'and' 'and_ln218_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1293 [1/2] (2.78ns)   --->   "%tmp_47 = fcmp_olt  i32 %bitcast_ln218, i32 %bitcast_ln218_1" [../src/ban_s3.cpp:218]   --->   Operation 1293 'fcmp' 'tmp_47' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1294 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_2 = and i1 %and_ln218_1, i1 %tmp_47" [../src/ban_s3.cpp:218]   --->   Operation 1294 'and' 'and_ln218_2' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1295 [1/2] (2.78ns)   --->   "%tmp_48 = fcmp_olt  i32 %bitcast_ln215, i32 %bitcast_ln215_1" [../src/ban_s3.cpp:218]   --->   Operation 1295 'fcmp' 'tmp_48' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%and_ln218_3 = and i1 %and_ln215, i1 %tmp_48" [../src/ban_s3.cpp:218]   --->   Operation 1296 'and' 'and_ln218_3' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_4)   --->   "%xor_ln209_4 = xor i1 %or_ln209_4, i1 1" [../src/ban_s3.cpp:209]   --->   Operation 1297 'xor' 'xor_ln209_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln218_4)   --->   "%or_ln209_8 = or i1 %and_ln209_11, i1 %xor_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 1298 'or' 'or_ln209_8' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1299 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln218_4 = and i1 %or_ln209_8, i1 %icmp_ln218" [../src/ban_s3.cpp:218]   --->   Operation 1299 'and' 'and_ln218_4' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%xor_ln214 = xor i1 %eq0, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1300 'xor' 'xor_ln214' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%and_ln214_2 = and i1 %and_ln218_4, i1 %xor_ln214" [../src/ban_s3.cpp:214]   --->   Operation 1301 'and' 'and_ln214_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1302 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln214 = select i1 %and_ln214_2, i1 %and_ln218, i1 %and_ln218_3" [../src/ban_s3.cpp:214]   --->   Operation 1302 'select' 'select_ln214' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln215)   --->   "%and_ln215_2 = and i1 %eq0, i1 %eq1" [../src/ban_s3.cpp:215]   --->   Operation 1303 'and' 'and_ln215_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln215)   --->   "%and_ln215_3 = and i1 %and_ln215_2, i1 %and_ln218_4" [../src/ban_s3.cpp:215]   --->   Operation 1304 'and' 'and_ln215_3' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1305 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln215 = select i1 %and_ln215_3, i1 %and_ln218_2, i1 %select_ln214" [../src/ban_s3.cpp:215]   --->   Operation 1305 'select' 'select_ln215' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node out_37)   --->   "%and_ln218_5 = and i1 %select_ln215, i1 %icmp_ln218" [../src/ban_s3.cpp:218]   --->   Operation 1306 'and' 'and_ln218_5' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1307 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_37 = or i1 %deq_p, i1 %and_ln218_5" [../src/ban_s3.cpp:218]   --->   Operation 1307 'or' 'out_37' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln23_19 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:23]   --->   Operation 1308 'trunc' 'trunc_ln23_19' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln23_20 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:23]   --->   Operation 1309 'trunc' 'trunc_ln23_20' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1310 [1/1] (0.99ns)   --->   "%icmp_ln23_1 = icmp_eq  i32 %trunc_ln23_19, i32 %trunc_ln23_20" [../src/ban_s3.cpp:23]   --->   Operation 1310 'icmp' 'icmp_ln23_1' <Predicate = (op_read == 8)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 1311 'partselect' 'tmp_24' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln23_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 1312 'partselect' 'trunc_ln23_21' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 1313 'partselect' 'tmp_25' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln23_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 1314 'partselect' 'trunc_ln23_22' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1315 [1/1] (0.84ns)   --->   "%icmp_ln23_14 = icmp_ne  i8 %tmp_24, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1315 'icmp' 'icmp_ln23_14' <Predicate = (op_read == 8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1316 [1/1] (1.05ns)   --->   "%icmp_ln23_15 = icmp_eq  i23 %trunc_ln23_21, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1316 'icmp' 'icmp_ln23_15' <Predicate = (op_read == 8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%or_ln23_6 = or i1 %icmp_ln23_15, i1 %icmp_ln23_14" [../src/ban_s3.cpp:23]   --->   Operation 1317 'or' 'or_ln23_6' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1318 [1/1] (0.84ns)   --->   "%icmp_ln23_16 = icmp_ne  i8 %tmp_25, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1318 'icmp' 'icmp_ln23_16' <Predicate = (op_read == 8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1319 [1/1] (1.05ns)   --->   "%icmp_ln23_17 = icmp_eq  i23 %trunc_ln23_22, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1319 'icmp' 'icmp_ln23_17' <Predicate = (op_read == 8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%or_ln23_7 = or i1 %icmp_ln23_17, i1 %icmp_ln23_16" [../src/ban_s3.cpp:23]   --->   Operation 1320 'or' 'or_ln23_7' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%and_ln23_9 = and i1 %or_ln23_6, i1 %or_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 1321 'and' 'and_ln23_9' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1322 [1/2] (2.78ns)   --->   "%tmp_26 = fcmp_oeq  i32 %bitcast_ln23_2, i32 %bitcast_ln23_3" [../src/ban_s3.cpp:23]   --->   Operation 1322 'fcmp' 'tmp_26' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%and_ln23_10 = and i1 %and_ln23_9, i1 %tmp_26" [../src/ban_s3.cpp:23]   --->   Operation 1323 'and' 'and_ln23_10' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 1324 'partselect' 'tmp_27' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln23_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 1325 'partselect' 'trunc_ln23_23' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 1326 'partselect' 'tmp_28' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln23_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 1327 'partselect' 'trunc_ln23_24' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1328 [1/1] (0.84ns)   --->   "%icmp_ln23_18 = icmp_ne  i8 %tmp_27, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1328 'icmp' 'icmp_ln23_18' <Predicate = (op_read == 8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1329 [1/1] (1.05ns)   --->   "%icmp_ln23_19 = icmp_eq  i23 %trunc_ln23_23, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1329 'icmp' 'icmp_ln23_19' <Predicate = (op_read == 8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_12)   --->   "%or_ln23_8 = or i1 %icmp_ln23_19, i1 %icmp_ln23_18" [../src/ban_s3.cpp:23]   --->   Operation 1330 'or' 'or_ln23_8' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1331 [1/1] (0.84ns)   --->   "%icmp_ln23_20 = icmp_ne  i8 %tmp_28, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1331 'icmp' 'icmp_ln23_20' <Predicate = (op_read == 8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1332 [1/1] (1.05ns)   --->   "%icmp_ln23_21 = icmp_eq  i23 %trunc_ln23_24, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1332 'icmp' 'icmp_ln23_21' <Predicate = (op_read == 8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_12)   --->   "%or_ln23_9 = or i1 %icmp_ln23_21, i1 %icmp_ln23_20" [../src/ban_s3.cpp:23]   --->   Operation 1333 'or' 'or_ln23_9' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_12)   --->   "%and_ln23_11 = and i1 %or_ln23_8, i1 %or_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 1334 'and' 'and_ln23_11' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1335 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln23_6, i32 %bitcast_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 1335 'fcmp' 'tmp_29' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1336 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_12 = and i1 %and_ln23_11, i1 %tmp_29" [../src/ban_s3.cpp:23]   --->   Operation 1336 'and' 'and_ln23_12' <Predicate = (op_read == 8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 1337 'partselect' 'tmp_30' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 1338 'partselect' 'tmp_37' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 1339 'partselect' 'tmp_31' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 1340 'partselect' 'tmp_39' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_29 : Operation 1341 [1/1] (0.84ns)   --->   "%notlhs1166 = icmp_ne  i8 %tmp_30, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 1341 'icmp' 'notlhs1166' <Predicate = (op_read == 8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1342 [1/1] (1.05ns)   --->   "%notrhs1167 = icmp_eq  i23 %tmp_37, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 1342 'icmp' 'notrhs1167' <Predicate = (op_read == 8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%empty = or i1 %notrhs1167, i1 %notlhs1166" [../src/ban_interface.cpp:10]   --->   Operation 1343 'or' 'empty' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1344 [1/1] (0.84ns)   --->   "%notlhs1168 = icmp_ne  i8 %tmp_31, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 1344 'icmp' 'notlhs1168' <Predicate = (op_read == 8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1345 [1/1] (1.05ns)   --->   "%notrhs1169 = icmp_eq  i23 %tmp_39, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 1345 'icmp' 'notrhs1169' <Predicate = (op_read == 8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%empty_8 = or i1 %notrhs1169, i1 %notlhs1168" [../src/ban_interface.cpp:10]   --->   Operation 1346 'or' 'empty_8' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%empty_9 = and i1 %empty, i1 %empty_8" [../src/ban_interface.cpp:10]   --->   Operation 1347 'and' 'empty_9' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1348 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln23_10, i32 %bitcast_ln23_11" [../src/ban_s3.cpp:23]   --->   Operation 1348 'fcmp' 'tmp_32' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%empty_10 = and i1 %empty_9, i1 %tmp_32" [../src/ban_interface.cpp:10]   --->   Operation 1349 'and' 'empty_10' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1350 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_13 = and i1 %and_ln23_10, i1 %and_ln23_12" [../src/ban_s3.cpp:23]   --->   Operation 1350 'and' 'and_ln23_13' <Predicate = (op_read == 8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1351 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_14 = and i1 %and_ln23_13, i1 %icmp_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 1351 'and' 'and_ln23_14' <Predicate = (op_read == 8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%and_ln23_15 = and i1 %empty_10, i1 %and_ln23_14" [../src/ban_s3.cpp:23]   --->   Operation 1352 'and' 'and_ln23_15' <Predicate = (op_read == 8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1353 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_36 = xor i1 %and_ln23_15, i1 1" [../src/ban_s3.cpp:23]   --->   Operation 1353 'xor' 'out_36' <Predicate = (op_read == 8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:23]   --->   Operation 1354 'trunc' 'trunc_ln23' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:23]   --->   Operation 1355 'trunc' 'trunc_ln23_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1356 [1/1] (0.99ns)   --->   "%icmp_ln23 = icmp_eq  i32 %trunc_ln23, i32 %trunc_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 1356 'icmp' 'icmp_ln23' <Predicate = (op_read == 7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 1357 'partselect' 'tmp_15' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1358 [1/1] (0.00ns)   --->   "%trunc_ln23_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 1358 'partselect' 'trunc_ln23_s' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 1359 'partselect' 'tmp_16' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 1360 'partselect' 'trunc_ln23_2' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1361 [1/1] (0.84ns)   --->   "%icmp_ln23_2 = icmp_ne  i8 %tmp_15, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1361 'icmp' 'icmp_ln23_2' <Predicate = (op_read == 7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1362 [1/1] (1.05ns)   --->   "%icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_s, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1362 'icmp' 'icmp_ln23_3' <Predicate = (op_read == 7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%or_ln23 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [../src/ban_s3.cpp:23]   --->   Operation 1363 'or' 'or_ln23' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1364 [1/1] (0.84ns)   --->   "%icmp_ln23_4 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1364 'icmp' 'icmp_ln23_4' <Predicate = (op_read == 7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1365 [1/1] (1.05ns)   --->   "%icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_2, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1365 'icmp' 'icmp_ln23_5' <Predicate = (op_read == 7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%or_ln23_1 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4" [../src/ban_s3.cpp:23]   --->   Operation 1366 'or' 'or_ln23_1' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%and_ln23 = and i1 %or_ln23, i1 %or_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 1367 'and' 'and_ln23' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1368 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_oeq  i32 %bitcast_ln23, i32 %bitcast_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 1368 'fcmp' 'tmp_17' <Predicate = (op_read == 7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%and_ln23_1 = and i1 %and_ln23, i1 %tmp_17" [../src/ban_s3.cpp:23]   --->   Operation 1369 'and' 'and_ln23_1' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 1370 'partselect' 'tmp_18' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 1371 'partselect' 'trunc_ln23_3' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 1372 'partselect' 'tmp_19' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln23_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 1373 'partselect' 'trunc_ln23_16' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1374 [1/1] (0.84ns)   --->   "%icmp_ln23_6 = icmp_ne  i8 %tmp_18, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1374 'icmp' 'icmp_ln23_6' <Predicate = (op_read == 7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1375 [1/1] (1.05ns)   --->   "%icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_3, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1375 'icmp' 'icmp_ln23_7' <Predicate = (op_read == 7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_2 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6" [../src/ban_s3.cpp:23]   --->   Operation 1376 'or' 'or_ln23_2' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1377 [1/1] (0.84ns)   --->   "%icmp_ln23_8 = icmp_ne  i8 %tmp_19, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1377 'icmp' 'icmp_ln23_8' <Predicate = (op_read == 7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1378 [1/1] (1.05ns)   --->   "%icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_16, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1378 'icmp' 'icmp_ln23_9' <Predicate = (op_read == 7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_3 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8" [../src/ban_s3.cpp:23]   --->   Operation 1379 'or' 'or_ln23_3' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%and_ln23_2 = and i1 %or_ln23_2, i1 %or_ln23_3" [../src/ban_s3.cpp:23]   --->   Operation 1380 'and' 'and_ln23_2' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1381 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_oeq  i32 %bitcast_ln23_4, i32 %bitcast_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 1381 'fcmp' 'tmp_20' <Predicate = (op_read == 7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_20" [../src/ban_s3.cpp:23]   --->   Operation 1382 'and' 'and_ln23_3' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:23]   --->   Operation 1383 'partselect' 'tmp_21' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln23_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:23]   --->   Operation 1384 'partselect' 'trunc_ln23_17' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:23]   --->   Operation 1385 'partselect' 'tmp_22' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln23_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:23]   --->   Operation 1386 'partselect' 'trunc_ln23_18' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_29 : Operation 1387 [1/1] (0.84ns)   --->   "%icmp_ln23_10 = icmp_ne  i8 %tmp_21, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1387 'icmp' 'icmp_ln23_10' <Predicate = (op_read == 7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1388 [1/1] (1.05ns)   --->   "%icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_17, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1388 'icmp' 'icmp_ln23_11' <Predicate = (op_read == 7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_4 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10" [../src/ban_s3.cpp:23]   --->   Operation 1389 'or' 'or_ln23_4' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1390 [1/1] (0.84ns)   --->   "%icmp_ln23_12 = icmp_ne  i8 %tmp_22, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1390 'icmp' 'icmp_ln23_12' <Predicate = (op_read == 7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1391 [1/1] (1.05ns)   --->   "%icmp_ln23_13 = icmp_eq  i23 %trunc_ln23_18, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1391 'icmp' 'icmp_ln23_13' <Predicate = (op_read == 7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_5 = or i1 %icmp_ln23_13, i1 %icmp_ln23_12" [../src/ban_s3.cpp:23]   --->   Operation 1392 'or' 'or_ln23_5' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%and_ln23_4 = and i1 %or_ln23_4, i1 %or_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 1393 'and' 'and_ln23_4' <Predicate = (op_read == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1394 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln23_8, i32 %bitcast_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 1394 'fcmp' 'tmp_23' <Predicate = (op_read == 7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1395 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_5 = and i1 %and_ln23_4, i1 %tmp_23" [../src/ban_s3.cpp:23]   --->   Operation 1395 'and' 'and_ln23_5' <Predicate = (op_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1396 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_6 = and i1 %icmp_ln23, i1 %and_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 1396 'and' 'and_ln23_6' <Predicate = (op_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1397 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_7 = and i1 %and_ln23_3, i1 %and_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 1397 'and' 'and_ln23_7' <Predicate = (op_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1398 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_35 = and i1 %and_ln23_7, i1 %and_ln23_6" [../src/ban_s3.cpp:23]   --->   Operation 1398 'and' 'out_35' <Predicate = (op_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 56> <Delay = 0.82>
ST_30 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i1 %out_40" [../src/ban_interface.cpp:58]   --->   Operation 1399 'zext' 'zext_ln58' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_30 : Operation 1400 [1/1] (0.82ns)   --->   "%br_ln59 = br void %._crit_edge" [../src/ban_interface.cpp:59]   --->   Operation 1400 'br' 'br_ln59' <Predicate = (op_read == 12)> <Delay = 0.82>
ST_30 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i1 %out_39" [../src/ban_interface.cpp:54]   --->   Operation 1401 'zext' 'zext_ln54' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_30 : Operation 1402 [1/1] (0.82ns)   --->   "%br_ln55 = br void %._crit_edge" [../src/ban_interface.cpp:55]   --->   Operation 1402 'br' 'br_ln55' <Predicate = (op_read == 11)> <Delay = 0.82>
ST_30 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i1 %out_38" [../src/ban_interface.cpp:50]   --->   Operation 1403 'zext' 'zext_ln50' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_30 : Operation 1404 [1/1] (0.82ns)   --->   "%br_ln51 = br void %._crit_edge" [../src/ban_interface.cpp:51]   --->   Operation 1404 'br' 'br_ln51' <Predicate = (op_read == 10)> <Delay = 0.82>
ST_30 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i1 %out_37" [../src/ban_interface.cpp:46]   --->   Operation 1405 'zext' 'zext_ln46' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_30 : Operation 1406 [1/1] (0.82ns)   --->   "%br_ln47 = br void %._crit_edge" [../src/ban_interface.cpp:47]   --->   Operation 1406 'br' 'br_ln47' <Predicate = (op_read == 9)> <Delay = 0.82>
ST_30 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %out_36" [../src/ban_interface.cpp:42]   --->   Operation 1407 'zext' 'zext_ln42' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_30 : Operation 1408 [1/1] (0.82ns)   --->   "%br_ln43 = br void %._crit_edge" [../src/ban_interface.cpp:43]   --->   Operation 1408 'br' 'br_ln43' <Predicate = (op_read == 8)> <Delay = 0.82>
ST_30 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %out_35" [../src/ban_interface.cpp:38]   --->   Operation 1409 'zext' 'zext_ln38' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_30 : Operation 1410 [1/1] (0.82ns)   --->   "%br_ln39 = br void %._crit_edge" [../src/ban_interface.cpp:39]   --->   Operation 1410 'br' 'br_ln39' <Predicate = (op_read == 7)> <Delay = 0.82>

State 31 <SV = 26> <Delay = 7.05>
ST_31 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:265]   --->   Operation 1411 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1412 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln9" [../src/ban_s3.cpp:265]   --->   Operation 1412 'bitcast' 'normalizer' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:270]   --->   Operation 1413 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1414 [1/1] (0.00ns)   --->   "%bitcast_ln270 = bitcast i32 %trunc_ln11" [../src/ban_s3.cpp:270]   --->   Operation 1414 'bitcast' 'bitcast_ln270' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1415 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1415 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 7.05>
ST_32 : Operation 1416 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1416 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.05>
ST_33 : Operation 1417 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1417 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 7.05>
ST_34 : Operation 1418 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1418 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 7.05>
ST_35 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:269]   --->   Operation 1419 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1420 [1/1] (0.00ns)   --->   "%bitcast_ln269 = bitcast i32 %trunc_ln10" [../src/ban_s3.cpp:269]   --->   Operation 1420 'bitcast' 'bitcast_ln269' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1421 [9/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1421 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1422 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1422 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 7.05>
ST_36 : Operation 1423 [8/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1423 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1424 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1424 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 7.05>
ST_37 : Operation 1425 [7/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1425 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1426 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1426 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 7.05>
ST_38 : Operation 1427 [6/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1427 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1428 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1428 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 7.05>
ST_39 : Operation 1429 [5/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1429 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1430 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln270, i32 %normalizer" [../src/ban_s3.cpp:273]   --->   Operation 1430 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 7.05>
ST_40 : Operation 1431 [4/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1431 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1432 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1432 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 7.05>
ST_41 : Operation 1433 [3/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1433 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1434 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1434 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 7.05>
ST_42 : Operation 1435 [2/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1435 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1436 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1436 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 7.05>
ST_43 : Operation 1437 [1/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln269, i32 %normalizer" [../src/ban_s3.cpp:272]   --->   Operation 1437 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1438 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul12_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1438 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 7.01>
ST_44 : Operation 1439 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1439 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1440 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul12_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1440 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1441 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:116]   --->   Operation 1441 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 7.01>
ST_45 : Operation 1442 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1442 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1443 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul12_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1443 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1444 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:116]   --->   Operation 1444 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 7.01>
ST_46 : Operation 1445 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1445 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1446 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul12_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1446 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1447 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:116]   --->   Operation 1447 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 6.43>
ST_47 : Operation 1448 [4/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i, i32 %mul5_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1448 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1449 [4/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1449 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 6.43>
ST_48 : Operation 1450 [3/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i, i32 %mul5_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1450 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1451 [3/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1451 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 6.43>
ST_49 : Operation 1452 [2/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i, i32 %mul5_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1452 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1453 [2/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1453 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 6.57>
ST_50 : Operation 1454 [1/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i, i32 %mul5_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1454 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1455 [1/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1455 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1456 [8/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1456 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 46> <Delay = 7.01>
ST_51 : Operation 1457 [3/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:272]   --->   Operation 1457 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1458 [3/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:273]   --->   Operation 1458 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1459 [3/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:278]   --->   Operation 1459 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1460 [3/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:279]   --->   Operation 1460 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1461 [7/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1461 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 47> <Delay = 7.01>
ST_52 : Operation 1462 [2/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:272]   --->   Operation 1462 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1463 [2/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:273]   --->   Operation 1463 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1464 [2/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:278]   --->   Operation 1464 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1465 [2/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:279]   --->   Operation 1465 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1466 [6/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1466 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 48> <Delay = 7.01>
ST_53 : Operation 1467 [1/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:272]   --->   Operation 1467 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1468 [1/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:273]   --->   Operation 1468 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1469 [1/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:278]   --->   Operation 1469 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1470 [1/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:279]   --->   Operation 1470 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1471 [5/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1471 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 49> <Delay = 6.57>
ST_54 : Operation 1472 [4/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:278]   --->   Operation 1472 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1473 [4/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:279]   --->   Operation 1473 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1474 [4/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1474 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 50> <Delay = 6.57>
ST_55 : Operation 1475 [3/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:278]   --->   Operation 1475 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1476 [3/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:279]   --->   Operation 1476 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1477 [3/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1477 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 51> <Delay = 6.57>
ST_56 : Operation 1478 [2/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:278]   --->   Operation 1478 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1479 [2/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:279]   --->   Operation 1479 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1480 [2/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1480 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 52> <Delay = 6.57>
ST_57 : Operation 1481 [1/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:278]   --->   Operation 1481 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1482 [1/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:279]   --->   Operation 1482 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1483 [1/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1483 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 53> <Delay = 7.01>
ST_58 : Operation 1484 [3/3] (7.01ns)   --->   "%num_res_10 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:284]   --->   Operation 1484 'fmul' 'num_res_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1485 [3/3] (7.01ns)   --->   "%num_res_11 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:285]   --->   Operation 1485 'fmul' 'num_res_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 7.01>
ST_59 : Operation 1486 [2/3] (7.01ns)   --->   "%num_res_10 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:284]   --->   Operation 1486 'fmul' 'num_res_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1487 [2/3] (7.01ns)   --->   "%num_res_11 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:285]   --->   Operation 1487 'fmul' 'num_res_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 7.01>
ST_60 : Operation 1488 [1/3] (7.01ns)   --->   "%num_res_10 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:284]   --->   Operation 1488 'fmul' 'num_res_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1489 [1/3] (7.01ns)   --->   "%num_res_11 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:285]   --->   Operation 1489 'fmul' 'num_res_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 0.82>
ST_61 : Operation 1490 [1/1] (0.00ns)   --->   "%out_30 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 1, i32 8" [../src/ban_interface.cpp:34]   --->   Operation 1490 'partselect' 'out_30' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1491 [1/1] (0.00ns)   --->   "%out_31 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 9, i32 31" [../src/ban_interface.cpp:34]   --->   Operation 1491 'partselect' 'out_31' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i23 %out_31" [../src/ban_interface.cpp:34]   --->   Operation 1492 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1493 [1/1] (0.82ns)   --->   "%br_ln35 = br void %._crit_edge" [../src/ban_interface.cpp:35]   --->   Operation 1493 'br' 'br_ln35' <Predicate = true> <Delay = 0.82>

State 62 <SV = 55> <Delay = 2.78>
ST_62 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:257]   --->   Operation 1494 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1495 [1/1] (0.00ns)   --->   "%bitcast_ln257 = bitcast i32 %trunc_ln8" [../src/ban_s3.cpp:257]   --->   Operation 1495 'bitcast' 'bitcast_ln257' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1496 [2/2] (2.78ns)   --->   "%tmp_14 = fcmp_oge  i32 %bitcast_ln257, i32 0" [../src/ban_s3.cpp:257]   --->   Operation 1496 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 56> <Delay = 3.51>
ST_63 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:257]   --->   Operation 1497 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:257]   --->   Operation 1498 'partselect' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1499 [1/1] (0.84ns)   --->   "%icmp_ln257 = icmp_ne  i8 %tmp_13, i8 255" [../src/ban_s3.cpp:257]   --->   Operation 1499 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1500 [1/1] (1.05ns)   --->   "%icmp_ln257_1 = icmp_eq  i23 %trunc_ln257_1, i23 0" [../src/ban_s3.cpp:257]   --->   Operation 1500 'icmp' 'icmp_ln257_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln257)   --->   "%or_ln257 = or i1 %icmp_ln257_1, i1 %icmp_ln257" [../src/ban_s3.cpp:257]   --->   Operation 1501 'or' 'or_ln257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1502 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_oge  i32 %bitcast_ln257, i32 0" [../src/ban_s3.cpp:257]   --->   Operation 1502 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1503 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln257 = and i1 %or_ln257, i1 %tmp_14" [../src/ban_s3.cpp:257]   --->   Operation 1503 'and' 'and_ln257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln105_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 1504 'partselect' 'trunc_ln105_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln105_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 1505 'partselect' 'trunc_ln105_8' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node out_27)   --->   "%xor_ln106_2 = xor i32 %trunc_ln8, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 1506 'xor' 'xor_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node out_27)   --->   "%b_num = bitcast i32 %xor_ln106_2" [../src/ban_s3.cpp:106]   --->   Operation 1507 'bitcast' 'b_num' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln257_1)   --->   "%xor_ln107_2 = xor i32 %trunc_ln105_7, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 1508 'xor' 'xor_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln257)   --->   "%xor_ln108_2 = xor i32 %trunc_ln105_8, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 1509 'xor' 'xor_ln108_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1510 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln257 = select i1 %and_ln257, i32 %trunc_ln105_8, i32 %xor_ln108_2" [../src/ban_s3.cpp:257]   --->   Operation 1510 'select' 'select_ln257' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1511 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln257_1 = select i1 %and_ln257, i32 %trunc_ln105_7, i32 %xor_ln107_2" [../src/ban_s3.cpp:257]   --->   Operation 1511 'select' 'select_ln257_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1512 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_27 = select i1 %and_ln257, i32 %bitcast_ln257, i32 %b_num" [../src/ban_s3.cpp:257]   --->   Operation 1512 'select' 'out_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1513 [1/1] (0.00ns)   --->   "%b_num_6 = bitcast i32 %select_ln257_1" [../src/ban_s3.cpp:105]   --->   Operation 1513 'bitcast' 'b_num_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1514 [1/1] (0.00ns)   --->   "%out_29 = bitcast i32 %select_ln257" [../src/ban_s3.cpp:105]   --->   Operation 1514 'bitcast' 'out_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1515 [1/1] (0.00ns)   --->   "%out_25 = trunc i128 %b_op1_read" [../src/ban_interface.cpp:30]   --->   Operation 1515 'trunc' 'out_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1516 [1/1] (0.00ns)   --->   "%out_26 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31" [../src/ban_interface.cpp:30]   --->   Operation 1516 'partselect' 'out_26' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1517 [1/1] (0.82ns)   --->   "%br_ln31 = br void %._crit_edge" [../src/ban_interface.cpp:31]   --->   Operation 1517 'br' 'br_ln31' <Predicate = true> <Delay = 0.82>

State 64 <SV = 1> <Delay = 7.05>
ST_64 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:167]   --->   Operation 1518 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1519 [1/1] (0.00ns)   --->   "%normalizer_1 = bitcast i32 %trunc_ln5" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:167]   --->   Operation 1519 'bitcast' 'normalizer_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln140 = bitcast i32 %xor_ln140" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1520 'bitcast' 'bitcast_ln140' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1521 [9/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1521 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 2> <Delay = 7.05>
ST_65 : Operation 1522 [8/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1522 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 3> <Delay = 7.05>
ST_66 : Operation 1523 [7/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1523 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 4> <Delay = 7.05>
ST_67 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1524 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1525 [1/1] (0.35ns)   --->   "%xor_ln139 = xor i32 %trunc_ln6, i32 2147483648" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1525 'xor' 'xor_ln139' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1526 [6/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1526 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 5> <Delay = 7.05>
ST_68 : Operation 1527 [1/1] (0.00ns)   --->   "%bitcast_ln139 = bitcast i32 %xor_ln139" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1527 'bitcast' 'bitcast_ln139' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1528 [9/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1528 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1529 [5/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1529 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 6> <Delay = 7.05>
ST_69 : Operation 1530 [8/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1530 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1531 [4/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1531 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 7> <Delay = 7.05>
ST_70 : Operation 1532 [7/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1532 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1533 [3/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1533 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 8> <Delay = 7.05>
ST_71 : Operation 1534 [6/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1534 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1535 [2/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1535 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 9> <Delay = 7.05>
ST_72 : Operation 1536 [5/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1536 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1537 [1/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln140, i32 %normalizer_1" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:167]   --->   Operation 1537 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 10> <Delay = 7.05>
ST_73 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:163]   --->   Operation 1538 'partselect' 'trunc_ln163_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1539 [1/1] (0.00ns)   --->   "%c_num_0 = bitcast i32 %trunc_ln163_1" [../src/ban_s3.cpp:163]   --->   Operation 1539 'bitcast' 'c_num_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln163_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:163]   --->   Operation 1540 'partselect' 'trunc_ln163_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1541 [1/1] (0.00ns)   --->   "%c_num_2 = bitcast i32 %trunc_ln163_3" [../src/ban_s3.cpp:163]   --->   Operation 1541 'bitcast' 'c_num_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1542 [4/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1542 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1543 [3/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 1543 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1544 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1544 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 11> <Delay = 7.05>
ST_74 : Operation 1545 [3/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1545 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1546 [2/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 1546 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1547 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1547 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 12> <Delay = 7.05>
ST_75 : Operation 1548 [2/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1548 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1549 [1/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 1549 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1550 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1550 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 13> <Delay = 7.05>
ST_76 : Operation 1551 [1/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln139, i32 %normalizer_1" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:167]   --->   Operation 1551 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1552 [4/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1552 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 14> <Delay = 7.01>
ST_77 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln163_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:163]   --->   Operation 1553 'partselect' 'trunc_ln163_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1554 [1/1] (0.00ns)   --->   "%c_num_1 = bitcast i32 %trunc_ln163_2" [../src/ban_s3.cpp:163]   --->   Operation 1554 'bitcast' 'c_num_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1555 [3/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1555 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1556 [3/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 1556 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 15> <Delay = 7.01>
ST_78 : Operation 1557 [2/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1557 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1558 [2/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 1558 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 16> <Delay = 7.01>
ST_79 : Operation 1559 [1/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1559 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1560 [1/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 1560 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 17> <Delay = 6.43>
ST_80 : Operation 1561 [4/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:116]   --->   Operation 1561 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 18> <Delay = 7.01>
ST_81 : Operation 1562 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1562 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1563 [3/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 1563 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1564 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1564 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1565 [3/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:116]   --->   Operation 1565 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 19> <Delay = 7.01>
ST_82 : Operation 1566 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1566 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1567 [2/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 1567 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1568 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1568 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1569 [2/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:116]   --->   Operation 1569 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 20> <Delay = 7.01>
ST_83 : Operation 1570 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1570 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1571 [1/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 1571 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1572 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1572 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1573 [1/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:116]   --->   Operation 1573 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 21> <Delay = 7.01>
ST_84 : Operation 1574 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i1, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1574 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1575 [4/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:167]   --->   Operation 1575 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1576 [3/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1576 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1577 [3/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 1577 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 22> <Delay = 7.01>
ST_85 : Operation 1578 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i1, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1578 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1579 [3/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:167]   --->   Operation 1579 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1580 [2/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1580 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1581 [2/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 1581 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 23> <Delay = 7.01>
ST_86 : Operation 1582 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i1, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1582 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1583 [2/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:167]   --->   Operation 1583 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1584 [1/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1584 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1585 [1/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 1585 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 24> <Delay = 6.43>
ST_87 : Operation 1586 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i1, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1586 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1587 [1/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:167]   --->   Operation 1587 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1588 [4/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1588 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 25> <Delay = 7.01>
ST_88 : Operation 1589 [4/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:167]   --->   Operation 1589 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1590 [3/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1590 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1591 [3/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 1591 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1592 [3/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1592 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1593 [3/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 1593 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 26> <Delay = 7.01>
ST_89 : Operation 1594 [3/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:167]   --->   Operation 1594 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1595 [2/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1595 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1596 [2/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 1596 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1597 [2/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1597 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1598 [2/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 1598 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 27> <Delay = 7.01>
ST_90 : Operation 1599 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:167]   --->   Operation 1599 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1600 [2/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:167]   --->   Operation 1600 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1601 [1/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1601 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1602 [1/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 1602 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1603 [1/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1603 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1604 [1/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 1604 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 28> <Delay = 7.01>
ST_91 : Operation 1605 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:167]   --->   Operation 1605 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1606 [1/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:167]   --->   Operation 1606 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1607 [3/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1607 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1608 [4/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 1608 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1609 [4/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1609 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 29> <Delay = 7.01>
ST_92 : Operation 1610 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:167]   --->   Operation 1610 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1611 [2/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1611 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1612 [3/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 1612 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1613 [3/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1613 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 30> <Delay = 7.01>
ST_93 : Operation 1614 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:167]   --->   Operation 1614 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1615 [1/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1615 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1616 [2/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 1616 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1617 [2/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1617 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 31> <Delay = 6.43>
ST_94 : Operation 1618 [1/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 1618 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1619 [1/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 1619 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1620 [4/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:167]   --->   Operation 1620 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 32> <Delay = 7.01>
ST_95 : Operation 1621 [3/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:167]   --->   Operation 1621 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1622 [4/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:167]   --->   Operation 1622 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1623 [4/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:167]   --->   Operation 1623 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1624 [3/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1624 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1625 [3/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1625 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1626 [3/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 1626 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1627 [3/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1627 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1628 [3/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 1628 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1629 [3/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 1629 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 33> <Delay = 7.01>
ST_96 : Operation 1630 [2/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:167]   --->   Operation 1630 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1631 [3/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:167]   --->   Operation 1631 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1632 [3/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:167]   --->   Operation 1632 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1633 [2/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1633 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1634 [2/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1634 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1635 [2/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 1635 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1636 [2/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1636 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1637 [2/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 1637 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1638 [2/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 1638 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 34> <Delay = 7.01>
ST_97 : Operation 1639 [1/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:167]   --->   Operation 1639 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1640 [2/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:167]   --->   Operation 1640 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1641 [2/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:167]   --->   Operation 1641 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1642 [1/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 1642 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1643 [1/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 1643 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1644 [1/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 1644 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1645 [1/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 1645 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1646 [1/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 1646 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1647 [1/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 1647 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 35> <Delay = 6.43>
ST_98 : Operation 1648 [1/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:167]   --->   Operation 1648 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1649 [1/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:167]   --->   Operation 1649 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1650 [4/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 1650 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1651 [4/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1651 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1652 [4/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:167]   --->   Operation 1652 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 36> <Delay = 6.43>
ST_99 : Operation 1653 [3/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 1653 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1654 [3/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1654 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1655 [3/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:167]   --->   Operation 1655 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 37> <Delay = 6.43>
ST_100 : Operation 1656 [2/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 1656 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1657 [2/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1657 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1658 [2/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:167]   --->   Operation 1658 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 38> <Delay = 6.43>
ST_101 : Operation 1659 [1/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 1659 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1660 [1/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1660 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1661 [1/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:167]   --->   Operation 1661 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 39> <Delay = 6.43>
ST_102 : Operation 1662 [4/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1662 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1663 [4/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:167]   --->   Operation 1663 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 40> <Delay = 6.43>
ST_103 : Operation 1664 [3/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1664 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1665 [3/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:167]   --->   Operation 1665 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 41> <Delay = 6.43>
ST_104 : Operation 1666 [2/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1666 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1667 [2/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:167]   --->   Operation 1667 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 42> <Delay = 6.43>
ST_105 : Operation 1668 [1/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 1668 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1669 [1/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:167]   --->   Operation 1669 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 43> <Delay = 6.43>
ST_106 : Operation 1670 [4/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:155->../src/ban_s3.cpp:167]   --->   Operation 1670 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 44> <Delay = 6.43>
ST_107 : Operation 1671 [3/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:155->../src/ban_s3.cpp:167]   --->   Operation 1671 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 45> <Delay = 6.43>
ST_108 : Operation 1672 [2/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:155->../src/ban_s3.cpp:167]   --->   Operation 1672 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 46> <Delay = 6.43>
ST_109 : Operation 1673 [1/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:155->../src/ban_s3.cpp:167]   --->   Operation 1673 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 47> <Delay = 7.05>
ST_110 : Operation 1674 [9/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1674 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1675 [9/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1675 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1676 [9/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1676 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 48> <Delay = 7.05>
ST_111 : Operation 1677 [8/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1677 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1678 [8/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1678 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1679 [8/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1679 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 49> <Delay = 7.05>
ST_112 : Operation 1680 [7/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1680 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1681 [7/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1681 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1682 [7/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1682 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 50> <Delay = 7.05>
ST_113 : Operation 1683 [6/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1683 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1684 [6/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1684 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1685 [6/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1685 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 51> <Delay = 7.05>
ST_114 : Operation 1686 [5/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1686 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1687 [5/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1687 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1688 [5/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1688 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 52> <Delay = 7.05>
ST_115 : Operation 1689 [4/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1689 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1690 [4/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1690 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1691 [4/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1691 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 53> <Delay = 7.05>
ST_116 : Operation 1692 [3/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1692 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1693 [3/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1693 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1694 [3/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1694 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 54> <Delay = 7.05>
ST_117 : Operation 1695 [2/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1695 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1696 [2/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1696 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1697 [2/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1697 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 55> <Delay = 7.05>
ST_118 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:165]   --->   Operation 1698 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1699 [1/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:167]   --->   Operation 1699 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1700 [1/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:167]   --->   Operation 1700 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1701 [1/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:167]   --->   Operation 1701 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 56> <Delay = 2.78>
ST_119 : Operation 1702 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:163]   --->   Operation 1702 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1703 [1/1] (1.01ns)   --->   "%c_p_8 = sub i32 %trunc_ln163, i32 %trunc_ln165" [../src/ban_s3.cpp:165]   --->   Operation 1703 'sub' 'c_p_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1704 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1704 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1705 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1705 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1706 [2/2] (2.78ns)   --->   "%tmp_12 = fcmp_oeq  i32 %c_num_2_2, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1706 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 57> <Delay = 4.62>
ST_120 : Operation 1707 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %c_num_0_1" [../src/ban_s3.cpp:32]   --->   Operation 1707 'bitcast' 'bitcast_ln32_1' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_1, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1708 'partselect' 'tmp_7' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %bitcast_ln32_1" [../src/ban_s3.cpp:32]   --->   Operation 1709 'trunc' 'trunc_ln32_2' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1710 [1/1] (0.84ns)   --->   "%icmp_ln32_2 = icmp_ne  i8 %tmp_7, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1710 'icmp' 'icmp_ln32_2' <Predicate = (op_read == 4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1711 [1/1] (1.05ns)   --->   "%icmp_ln32_3 = icmp_eq  i23 %trunc_ln32_2, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1711 'icmp' 'icmp_ln32_3' <Predicate = (op_read == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%or_ln32_1 = or i1 %icmp_ln32_3, i1 %icmp_ln32_2" [../src/ban_s3.cpp:32]   --->   Operation 1712 'or' 'or_ln32_1' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1713 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1713 'fcmp' 'tmp_8' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1714 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %or_ln32_1, i1 %tmp_8" [../src/ban_s3.cpp:32]   --->   Operation 1714 'and' 'and_ln32_1' <Predicate = (op_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1715 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %c_num_1_3" [../src/ban_s3.cpp:35]   --->   Operation 1715 'bitcast' 'bitcast_ln35_1' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1716 'partselect' 'tmp_9' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_1" [../src/ban_s3.cpp:35]   --->   Operation 1717 'trunc' 'trunc_ln35_2' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1718 [1/1] (0.84ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_9, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1718 'icmp' 'icmp_ln35_2' <Predicate = (op_read == 4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1719 [1/1] (1.05ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_2, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1719 'icmp' 'icmp_ln35_3' <Predicate = (op_read == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_1 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [../src/ban_s3.cpp:35]   --->   Operation 1720 'or' 'or_ln35_1' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1721 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1721 'fcmp' 'tmp_10' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1722 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_3 = and i1 %or_ln35_1, i1 %tmp_10" [../src/ban_s3.cpp:35]   --->   Operation 1722 'and' 'and_ln35_3' <Predicate = (op_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%xor_ln35_1 = xor i1 %and_ln35_3, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1723 'xor' 'xor_ln35_1' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1724 [1/1] (1.01ns)   --->   "%c_p_9 = add i32 %c_p_8, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1724 'add' 'c_p_9' <Predicate = (op_read == 4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1725 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %c_num_2_2" [../src/ban_s3.cpp:43]   --->   Operation 1725 'bitcast' 'bitcast_ln43_1' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_1, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1726 'partselect' 'tmp_11' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i32 %bitcast_ln43_1" [../src/ban_s3.cpp:43]   --->   Operation 1727 'trunc' 'trunc_ln43_2' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1728 [1/1] (0.84ns)   --->   "%icmp_ln43_2 = icmp_ne  i8 %tmp_11, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1728 'icmp' 'icmp_ln43_2' <Predicate = (op_read == 4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1729 [1/1] (1.05ns)   --->   "%icmp_ln43_3 = icmp_eq  i23 %trunc_ln43_2, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1729 'icmp' 'icmp_ln43_3' <Predicate = (op_read == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%or_ln43_2 = or i1 %icmp_ln43_3, i1 %icmp_ln43_2" [../src/ban_s3.cpp:43]   --->   Operation 1730 'or' 'or_ln43_2' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1731 [1/2] (2.78ns)   --->   "%tmp_12 = fcmp_oeq  i32 %c_num_2_2, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1731 'fcmp' 'tmp_12' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%and_ln43_2 = and i1 %or_ln43_2, i1 %tmp_12" [../src/ban_s3.cpp:43]   --->   Operation 1732 'and' 'and_ln43_2' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%xor_ln43_1 = xor i1 %and_ln43_2, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1733 'xor' 'xor_ln43_1' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1734 [1/1] (1.01ns)   --->   "%c_p_10 = add i32 %c_p_8, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1734 'add' 'c_p_10' <Predicate = (op_read == 4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1735 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_4 = and i1 %and_ln32_1, i1 %xor_ln35_1" [../src/ban_s3.cpp:35]   --->   Operation 1735 'and' 'and_ln35_4' <Predicate = (op_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node c_num_0_8)   --->   "%c_num_0_4 = select i1 %and_ln35_4, i32 %c_num_2_2, i32 %c_num_1_3" [../src/ban_s3.cpp:35]   --->   Operation 1736 'select' 'c_num_0_4' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%and_ln35_5 = and i1 %and_ln35_3, i1 %and_ln32_1" [../src/ban_s3.cpp:35]   --->   Operation 1737 'and' 'and_ln35_5' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1738 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_3 = and i1 %and_ln35_5, i1 %xor_ln43_1" [../src/ban_s3.cpp:43]   --->   Operation 1738 'and' 'and_ln43_3' <Predicate = (op_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1739 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_0_8 = select i1 %and_ln43_3, i32 %c_num_1_3, i32 %c_num_0_4" [../src/ban_s3.cpp:43]   --->   Operation 1739 'select' 'c_num_0_8' <Predicate = (op_read == 4)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node out_24)   --->   "%or_ln43_3 = or i1 %and_ln43_3, i1 %and_ln35_4" [../src/ban_s3.cpp:43]   --->   Operation 1740 'or' 'or_ln43_3' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1741 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_24 = select i1 %or_ln43_3, i32 0, i32 %c_num_2_2" [../src/ban_s3.cpp:43]   --->   Operation 1741 'select' 'out_24' <Predicate = (op_read == 4)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node c_num_0_9)   --->   "%c_num_0_6 = select i1 %and_ln35_4, i32 %c_num_1_3, i32 %c_num_0_1" [../src/ban_s3.cpp:35]   --->   Operation 1742 'select' 'c_num_0_6' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1743 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_0_9 = select i1 %and_ln43_3, i32 %c_num_2_2, i32 %c_num_0_6" [../src/ban_s3.cpp:43]   --->   Operation 1743 'select' 'c_num_0_9' <Predicate = (op_read == 4)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node c_p_13)   --->   "%c_p_11 = select i1 %and_ln32_1, i32 0, i32 %c_p_8" [../src/ban_s3.cpp:32]   --->   Operation 1744 'select' 'c_p_11' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node c_p_13)   --->   "%c_p_12 = select i1 %and_ln35_4, i32 %c_p_9, i32 %c_p_11" [../src/ban_s3.cpp:35]   --->   Operation 1745 'select' 'c_p_12' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1746 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p_13 = select i1 %and_ln43_3, i32 %c_p_10, i32 %c_p_12" [../src/ban_s3.cpp:43]   --->   Operation 1746 'select' 'c_p_13' <Predicate = (op_read == 4)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1747 [1/1] (0.00ns)   --->   "%out_20 = trunc i32 %c_p_13" [../src/ban_interface.cpp:26]   --->   Operation 1747 'trunc' 'out_20' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1748 [1/1] (0.00ns)   --->   "%out_21 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %c_p_13, i32 8, i32 31" [../src/ban_interface.cpp:26]   --->   Operation 1748 'partselect' 'out_21' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_120 : Operation 1749 [1/1] (0.82ns)   --->   "%br_ln27 = br void %._crit_edge" [../src/ban_interface.cpp:27]   --->   Operation 1749 'br' 'br_ln27' <Predicate = (op_read == 4)> <Delay = 0.82>
ST_120 : Operation 1750 [1/1] (0.00ns)   --->   "%empty_11 = phi i8 %zext_ln98, void %_ifconv604, i8 %zext_ln94, void %_ifconv506, i8 %zext_ln90, void %_ifconv408, i8 %zext_ln86, void %_ifconv367, i8 %zext_ln82, void %_ifconv358, i8 %zext_ln78, void %_ifconv349, i8 %out_56, void %_ifconv312, i8 %out_51, void %_ifconv275, i8 %out_48, void, i8 %out_43, void, i8 %zext_ln58, void %_ifconv230, i8 %zext_ln54, void %_ifconv185, i8 %zext_ln50, void %_ifconv140, i8 %zext_ln46, void %_ifconv95, i8 %zext_ln42, void %_ifconv86, i8 %zext_ln38, void %_ifconv77, i8 %out_30, void, i8 %out_25, void %_ifconv73, i8 %out_20, void %_ifconv36, i8 %out_15, void %_ifconv, i8 %out_13, void, i8 %out_5, void, i8 %out, void, i8 0, void"   --->   Operation 1750 'phi' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1751 [1/1] (0.00ns)   --->   "%out_70 = phi i24 0, void %_ifconv604, i24 0, void %_ifconv506, i24 0, void %_ifconv408, i24 0, void %_ifconv367, i24 0, void %_ifconv358, i24 0, void %_ifconv349, i24 %out_57, void %_ifconv312, i24 %out_52, void %_ifconv275, i24 %out_49, void, i24 %out_44, void, i24 0, void %_ifconv230, i24 0, void %_ifconv185, i24 0, void %_ifconv140, i24 0, void %_ifconv95, i24 0, void %_ifconv86, i24 0, void %_ifconv77, i24 %sext_ln34, void, i24 %out_26, void %_ifconv73, i24 %out_21, void %_ifconv36, i24 %out_16, void %_ifconv, i24 %out_11, void, i24 %out_6, void, i24 %out_1, void, i24 0, void"   --->   Operation 1751 'phi' 'out_70' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1752 [1/1] (0.00ns)   --->   "%out_69 = phi i32 <undef>, void %_ifconv604, i32 <undef>, void %_ifconv506, i32 <undef>, void %_ifconv408, i32 <undef>, void %_ifconv367, i32 <undef>, void %_ifconv358, i32 <undef>, void %_ifconv349, i32 %out_60, void %_ifconv312, i32 %out_55, void %_ifconv275, i32 %out_47, void, i32 %out_42, void, i32 <undef>, void %_ifconv230, i32 <undef>, void %_ifconv185, i32 <undef>, void %_ifconv140, i32 <undef>, void %_ifconv95, i32 <undef>, void %_ifconv86, i32 <undef>, void %_ifconv77, i32 %num_res_11, void, i32 %out_29, void %_ifconv73, i32 %out_24, void %_ifconv36, i32 %out_19, void %_ifconv, i32 %out_12, void, i32 %out_9, void, i32 %out_4, void, i32 <undef>, void"   --->   Operation 1752 'phi' 'out_69' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1753 [1/1] (0.00ns)   --->   "%out_68 = phi i32 <undef>, void %_ifconv604, i32 <undef>, void %_ifconv506, i32 <undef>, void %_ifconv408, i32 <undef>, void %_ifconv367, i32 <undef>, void %_ifconv358, i32 <undef>, void %_ifconv349, i32 %res_num_20, void %_ifconv312, i32 %res_num_18, void %_ifconv275, i32 %out_46, void, i32 %out_41, void, i32 <undef>, void %_ifconv230, i32 <undef>, void %_ifconv185, i32 <undef>, void %_ifconv140, i32 <undef>, void %_ifconv95, i32 <undef>, void %_ifconv86, i32 <undef>, void %_ifconv77, i32 %num_res_10, void, i32 %b_num_6, void %_ifconv73, i32 %c_num_0_8, void %_ifconv36, i32 %c_num, void %_ifconv, i32 %out_10, void, i32 %b_num_5, void, i32 %out_3, void, i32 <undef>, void"   --->   Operation 1753 'phi' 'out_68' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1754 [1/1] (0.00ns)   --->   "%out_67 = phi i32 <undef>, void %_ifconv604, i32 <undef>, void %_ifconv506, i32 <undef>, void %_ifconv408, i32 <undef>, void %_ifconv367, i32 <undef>, void %_ifconv358, i32 <undef>, void %_ifconv349, i32 %res_num_21, void %_ifconv312, i32 %res_num_19, void %_ifconv275, i32 %out_50, void, i32 %out_45, void, i32 <undef>, void %_ifconv230, i32 <undef>, void %_ifconv185, i32 <undef>, void %_ifconv140, i32 <undef>, void %_ifconv95, i32 <undef>, void %_ifconv86, i32 <undef>, void %_ifconv77, i32 %normalizer_3, void, i32 %out_27, void %_ifconv73, i32 %c_num_0_9, void %_ifconv36, i32 %c_num_9, void %_ifconv, i32 %out_14, void, i32 %b_num_4, void, i32 %out_2, void, i32 <undef>, void"   --->   Operation 1754 'phi' 'out_67' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1755 [1/1] (0.00ns)   --->   "%bitcast_ln105 = bitcast i32 %out_67" [../src/ban_interface.cpp:105]   --->   Operation 1755 'bitcast' 'bitcast_ln105' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1756 [1/1] (0.00ns)   --->   "%bitcast_ln105_1 = bitcast i32 %out_68" [../src/ban_interface.cpp:105]   --->   Operation 1756 'bitcast' 'bitcast_ln105_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1757 [1/1] (0.00ns)   --->   "%bitcast_ln105_2 = bitcast i32 %out_69" [../src/ban_interface.cpp:105]   --->   Operation 1757 'bitcast' 'bitcast_ln105_2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i24.i8, i32 %bitcast_ln105_2, i32 %bitcast_ln105_1, i32 %bitcast_ln105, i24 %out_70, i8 %empty_11" [../src/ban_interface.cpp:105]   --->   Operation 1758 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1759 [1/1] (0.00ns)   --->   "%ret_ln105 = ret i128 %tmp" [../src/ban_interface.cpp:105]   --->   Operation 1759 'ret' 'ret_ln105' <Predicate = true> <Delay = 0.00>

State 121 <SV = 44> <Delay = 7.01>
ST_121 : Operation 1760 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:114]   --->   Operation 1760 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1761 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:114]   --->   Operation 1761 'bitcast' 'bitcast_ln114' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln114_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:114]   --->   Operation 1762 'partselect' 'trunc_ln114_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1763 [1/1] (0.00ns)   --->   "%bitcast_ln114_1 = bitcast i32 %trunc_ln114_1" [../src/ban_s3.cpp:114]   --->   Operation 1763 'bitcast' 'bitcast_ln114_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:116]   --->   Operation 1764 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1765 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %trunc_ln4" [../src/ban_s3.cpp:116]   --->   Operation 1765 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1766 [3/3] (7.01ns)   --->   "%mul12_i_i_i = fmul i32 %bitcast_ln116, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:116]   --->   Operation 1766 'fmul' 'mul12_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:116]   --->   Operation 1767 'partselect' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1768 [1/1] (0.00ns)   --->   "%bitcast_ln116_1 = bitcast i32 %trunc_ln116_1" [../src/ban_s3.cpp:116]   --->   Operation 1768 'bitcast' 'bitcast_ln116_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1769 [3/3] (7.01ns)   --->   "%mul15_i_i_i = fmul i32 %bitcast_ln114, i32 %bitcast_ln116_1" [../src/ban_s3.cpp:116]   --->   Operation 1769 'fmul' 'mul15_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 45> <Delay = 7.01>
ST_122 : Operation 1770 [2/3] (7.01ns)   --->   "%mul12_i_i_i = fmul i32 %bitcast_ln116, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:116]   --->   Operation 1770 'fmul' 'mul12_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1771 [2/3] (7.01ns)   --->   "%mul15_i_i_i = fmul i32 %bitcast_ln114, i32 %bitcast_ln116_1" [../src/ban_s3.cpp:116]   --->   Operation 1771 'fmul' 'mul15_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 46> <Delay = 7.01>
ST_123 : Operation 1772 [1/3] (7.01ns)   --->   "%mul12_i_i_i = fmul i32 %bitcast_ln116, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:116]   --->   Operation 1772 'fmul' 'mul12_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1773 [1/3] (7.01ns)   --->   "%mul15_i_i_i = fmul i32 %bitcast_ln114, i32 %bitcast_ln116_1" [../src/ban_s3.cpp:116]   --->   Operation 1773 'fmul' 'mul15_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 47> <Delay = 6.43>
ST_124 : Operation 1774 [4/4] (6.43ns)   --->   "%add16_i_i_i = fadd i32 %mul12_i_i_i, i32 %mul15_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1774 'fadd' 'add16_i_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 48> <Delay = 7.01>
ST_125 : Operation 1775 [3/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln114, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:114]   --->   Operation 1775 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:115]   --->   Operation 1776 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1777 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i32 %trunc_ln3" [../src/ban_s3.cpp:115]   --->   Operation 1777 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1778 [3/3] (7.01ns)   --->   "%mul5_i_i_i = fmul i32 %bitcast_ln115, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:115]   --->   Operation 1778 'fmul' 'mul5_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:115]   --->   Operation 1779 'partselect' 'trunc_ln115_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1780 [1/1] (0.00ns)   --->   "%bitcast_ln115_1 = bitcast i32 %trunc_ln115_1" [../src/ban_s3.cpp:115]   --->   Operation 1780 'bitcast' 'bitcast_ln115_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1781 [3/3] (7.01ns)   --->   "%mul8_i_i_i = fmul i32 %bitcast_ln114, i32 %bitcast_ln115_1" [../src/ban_s3.cpp:115]   --->   Operation 1781 'fmul' 'mul8_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1782 [3/4] (6.43ns)   --->   "%add16_i_i_i = fadd i32 %mul12_i_i_i, i32 %mul15_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1782 'fadd' 'add16_i_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1783 [3/3] (7.01ns)   --->   "%mul19_i_i_i = fmul i32 %bitcast_ln115, i32 %bitcast_ln115_1" [../src/ban_s3.cpp:116]   --->   Operation 1783 'fmul' 'mul19_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 49> <Delay = 7.01>
ST_126 : Operation 1784 [2/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln114, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:114]   --->   Operation 1784 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1785 [2/3] (7.01ns)   --->   "%mul5_i_i_i = fmul i32 %bitcast_ln115, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:115]   --->   Operation 1785 'fmul' 'mul5_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1786 [2/3] (7.01ns)   --->   "%mul8_i_i_i = fmul i32 %bitcast_ln114, i32 %bitcast_ln115_1" [../src/ban_s3.cpp:115]   --->   Operation 1786 'fmul' 'mul8_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1787 [2/4] (6.43ns)   --->   "%add16_i_i_i = fadd i32 %mul12_i_i_i, i32 %mul15_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1787 'fadd' 'add16_i_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1788 [2/3] (7.01ns)   --->   "%mul19_i_i_i = fmul i32 %bitcast_ln115, i32 %bitcast_ln115_1" [../src/ban_s3.cpp:116]   --->   Operation 1788 'fmul' 'mul19_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 50> <Delay = 7.01>
ST_127 : Operation 1789 [1/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln114, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:114]   --->   Operation 1789 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1790 [1/3] (7.01ns)   --->   "%mul5_i_i_i = fmul i32 %bitcast_ln115, i32 %bitcast_ln114_1" [../src/ban_s3.cpp:115]   --->   Operation 1790 'fmul' 'mul5_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1791 [1/3] (7.01ns)   --->   "%mul8_i_i_i = fmul i32 %bitcast_ln114, i32 %bitcast_ln115_1" [../src/ban_s3.cpp:115]   --->   Operation 1791 'fmul' 'mul8_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1792 [1/4] (6.43ns)   --->   "%add16_i_i_i = fadd i32 %mul12_i_i_i, i32 %mul15_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1792 'fadd' 'add16_i_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1793 [1/3] (7.01ns)   --->   "%mul19_i_i_i = fmul i32 %bitcast_ln115, i32 %bitcast_ln115_1" [../src/ban_s3.cpp:116]   --->   Operation 1793 'fmul' 'mul19_i_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 51> <Delay = 6.43>
ST_128 : Operation 1794 [4/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i_i, i32 %mul8_i_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1794 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1795 [4/4] (6.43ns)   --->   "%num_res_9 = fadd i32 %add16_i_i_i, i32 %mul19_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1795 'fadd' 'num_res_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 52> <Delay = 6.43>
ST_129 : Operation 1796 [3/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i_i, i32 %mul8_i_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1796 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1797 [3/4] (6.43ns)   --->   "%num_res_9 = fadd i32 %add16_i_i_i, i32 %mul19_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1797 'fadd' 'num_res_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 53> <Delay = 6.43>
ST_130 : Operation 1798 [2/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i_i, i32 %mul8_i_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1798 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1799 [2/4] (6.43ns)   --->   "%num_res_9 = fadd i32 %add16_i_i_i, i32 %mul19_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1799 'fadd' 'num_res_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 54> <Delay = 6.43>
ST_131 : Operation 1800 [1/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i_i, i32 %mul8_i_i_i" [../src/ban_s3.cpp:115]   --->   Operation 1800 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1801 [1/4] (6.43ns)   --->   "%num_res_9 = fadd i32 %add16_i_i_i, i32 %mul19_i_i_i" [../src/ban_s3.cpp:116]   --->   Operation 1801 'fadd' 'num_res_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 55> <Delay = 2.78>
ST_132 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:123]   --->   Operation 1802 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1803 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1803 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1804 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %num_res_8, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1804 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1805 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %num_res_9, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1805 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 56> <Delay = 4.25>
ST_133 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:123]   --->   Operation 1806 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1807 [1/1] (1.01ns)   --->   "%c_p = add i32 %trunc_ln123_1, i32 %trunc_ln123" [../src/ban_s3.cpp:123]   --->   Operation 1807 'add' 'c_p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1808 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %num_res" [../src/ban_s3.cpp:32]   --->   Operation 1808 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1809 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1810 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 1810 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1811 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_1, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1811 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1812 [1/1] (1.05ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32_1, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1812 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 1813 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1814 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1814 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1815 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_2" [../src/ban_s3.cpp:32]   --->   Operation 1815 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1816 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %num_res_8" [../src/ban_s3.cpp:35]   --->   Operation 1816 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1817 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 1818 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1819 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_3, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1819 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1820 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35_1, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1820 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 1821 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1822 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %num_res_8, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1822 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1823 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_4" [../src/ban_s3.cpp:35]   --->   Operation 1823 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1824 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1825 [1/1] (1.01ns)   --->   "%c_p_3 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1825 'add' 'c_p_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1826 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %num_res_9" [../src/ban_s3.cpp:43]   --->   Operation 1826 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1827 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1828 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 1828 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1829 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_5, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1829 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1830 [1/1] (1.05ns)   --->   "%icmp_ln43_1 = icmp_eq  i23 %trunc_ln43_1, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1830 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 1831 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1832 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %num_res_9, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1832 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_6" [../src/ban_s3.cpp:43]   --->   Operation 1833 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1834 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1835 [1/1] (1.01ns)   --->   "%c_p_4 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1835 'add' 'c_p_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1836 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %and_ln32, i1 %xor_ln35" [../src/ban_s3.cpp:35]   --->   Operation 1836 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln35_2 = and i1 %and_ln35, i1 %and_ln32" [../src/ban_s3.cpp:35]   --->   Operation 1837 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1838 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln35_2, i1 %xor_ln43" [../src/ban_s3.cpp:43]   --->   Operation 1838 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node out_19)   --->   "%or_ln43_1 = or i1 %and_ln43_1, i1 %and_ln35_1" [../src/ban_s3.cpp:43]   --->   Operation 1839 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node out_19)   --->   "%select_ln43 = select i1 %or_ln43_1, i32 0, i32 %num_res_9" [../src/ban_s3.cpp:43]   --->   Operation 1840 'select' 'select_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1841 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_19 = select i1 %and_ln32, i32 %select_ln43, i32 %num_res_9" [../src/ban_s3.cpp:32]   --->   Operation 1841 'select' 'out_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node c_num_5)   --->   "%c_num_4 = select i1 %and_ln35_1, i32 %num_res_9, i32 %num_res_8" [../src/ban_s3.cpp:35]   --->   Operation 1842 'select' 'c_num_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1843 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_5 = select i1 %and_ln43_1, i32 %num_res_8, i32 %c_num_4" [../src/ban_s3.cpp:43]   --->   Operation 1843 'select' 'c_num_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1844 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num = select i1 %and_ln32, i32 %c_num_5, i32 %num_res_8" [../src/ban_s3.cpp:32]   --->   Operation 1844 'select' 'c_num' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node c_num_7)   --->   "%c_num_6 = select i1 %and_ln35_1, i32 %num_res_8, i32 %num_res" [../src/ban_s3.cpp:35]   --->   Operation 1845 'select' 'c_num_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1846 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_7 = select i1 %and_ln43_1, i32 %num_res_9, i32 %c_num_6" [../src/ban_s3.cpp:43]   --->   Operation 1846 'select' 'c_num_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1847 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_9 = select i1 %and_ln32, i32 %c_num_7, i32 %num_res" [../src/ban_s3.cpp:32]   --->   Operation 1847 'select' 'c_num_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node c_p_7)   --->   "%c_p_5 = select i1 %and_ln35_1, i32 %c_p_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1848 'select' 'c_p_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node c_p_7)   --->   "%c_p_6 = select i1 %and_ln43_1, i32 %c_p_4, i32 %c_p_5" [../src/ban_s3.cpp:43]   --->   Operation 1849 'select' 'c_p_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1850 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p_7 = select i1 %and_ln32, i32 %c_p_6, i32 %c_p" [../src/ban_s3.cpp:32]   --->   Operation 1850 'select' 'c_p_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1851 [1/1] (0.00ns)   --->   "%out_15 = trunc i32 %c_p_7" [../src/ban_interface.cpp:22]   --->   Operation 1851 'trunc' 'out_15' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1852 [1/1] (0.00ns)   --->   "%out_16 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %c_p_7, i32 8, i32 31" [../src/ban_interface.cpp:22]   --->   Operation 1852 'partselect' 'out_16' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1853 [1/1] (0.82ns)   --->   "%br_ln23 = br void %._crit_edge" [../src/ban_interface.cpp:23]   --->   Operation 1853 'br' 'br_ln23' <Predicate = true> <Delay = 0.82>

State 134 <SV = 54> <Delay = 3.13>
ST_134 : Operation 1854 [1/1] (0.00ns)   --->   "%b_p = trunc i128 %b_op2_read" [../src/ban_s3.cpp:105]   --->   Operation 1854 'trunc' 'b_p' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln105_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:105]   --->   Operation 1855 'partselect' 'trunc_ln105_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln105_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 1856 'partselect' 'trunc_ln105_5' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln105_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 1857 'partselect' 'trunc_ln105_6' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1858 [1/1] (0.35ns)   --->   "%xor_ln106_1 = xor i32 %trunc_ln105_4, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 1858 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1859 [1/1] (0.00ns)   --->   "%b_num_0 = bitcast i32 %xor_ln106_1" [../src/ban_s3.cpp:106]   --->   Operation 1859 'bitcast' 'b_num_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1860 [1/1] (0.35ns)   --->   "%xor_ln107_1 = xor i32 %trunc_ln105_5, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 1860 'xor' 'xor_ln107_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1861 [1/1] (0.00ns)   --->   "%b_num_1 = bitcast i32 %xor_ln107_1" [../src/ban_s3.cpp:107]   --->   Operation 1861 'bitcast' 'b_num_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1862 [1/1] (0.35ns)   --->   "%xor_ln108_1 = xor i32 %trunc_ln105_6, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 1862 'xor' 'xor_ln108_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1863 [1/1] (0.00ns)   --->   "%b_num_2 = bitcast i32 %xor_ln108_1" [../src/ban_s3.cpp:108]   --->   Operation 1863 'bitcast' 'b_num_2' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1864 [2/2] (2.78ns)   --->   "%call_ret = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:67]   --->   Operation 1864 'call' 'call_ret' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 55> <Delay = 7.20>
ST_135 : Operation 1865 [1/2] (7.20ns)   --->   "%call_ret = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:67]   --->   Operation 1865 'call' 'call_ret' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1866 [1/1] (0.00ns)   --->   "%ref_tmp3_s = extractvalue i128 %call_ret" [../src/ban_s3.h:67]   --->   Operation 1866 'extractvalue' 'ref_tmp3_s' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1867 [1/1] (0.00ns)   --->   "%out_14 = extractvalue i128 %call_ret" [../src/ban_s3.h:67]   --->   Operation 1867 'extractvalue' 'out_14' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1868 [1/1] (0.00ns)   --->   "%out_10 = extractvalue i128 %call_ret" [../src/ban_s3.h:67]   --->   Operation 1868 'extractvalue' 'out_10' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1869 [1/1] (0.00ns)   --->   "%out_12 = extractvalue i128 %call_ret" [../src/ban_s3.h:67]   --->   Operation 1869 'extractvalue' 'out_12' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1870 [1/1] (0.00ns)   --->   "%out_13 = trunc i32 %ref_tmp3_s" [../src/ban_interface.cpp:18]   --->   Operation 1870 'trunc' 'out_13' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1871 [1/1] (0.00ns)   --->   "%out_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp3_s, i32 8, i32 31" [../src/ban_interface.cpp:18]   --->   Operation 1871 'partselect' 'out_11' <Predicate = true> <Delay = 0.00>

State 136 <SV = 56> <Delay = 0.82>
ST_136 : Operation 1872 [1/1] (0.82ns)   --->   "%br_ln19 = br void %._crit_edge" [../src/ban_interface.cpp:19]   --->   Operation 1872 'br' 'br_ln19' <Predicate = true> <Delay = 0.82>

State 137 <SV = 56> <Delay = 0.82>
ST_137 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:105]   --->   Operation 1873 'partselect' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 1874 'partselect' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln105_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 1875 'partselect' 'trunc_ln105_3' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1876 [1/1] (0.35ns)   --->   "%xor_ln106 = xor i32 %trunc_ln105_1, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 1876 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1877 [1/1] (0.00ns)   --->   "%b_num_4 = bitcast i32 %xor_ln106" [../src/ban_s3.cpp:106]   --->   Operation 1877 'bitcast' 'b_num_4' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1878 [1/1] (0.35ns)   --->   "%xor_ln107 = xor i32 %trunc_ln105_2, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 1878 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1879 [1/1] (0.00ns)   --->   "%b_num_5 = bitcast i32 %xor_ln107" [../src/ban_s3.cpp:107]   --->   Operation 1879 'bitcast' 'b_num_5' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1880 [1/1] (0.35ns)   --->   "%xor_ln108 = xor i32 %trunc_ln105_3, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 1880 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1881 [1/1] (0.00ns)   --->   "%out_9 = bitcast i32 %xor_ln108" [../src/ban_s3.cpp:108]   --->   Operation 1881 'bitcast' 'out_9' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1882 [1/1] (0.00ns)   --->   "%out_5 = trunc i128 %b_op1_read" [../src/ban_interface.cpp:14]   --->   Operation 1882 'trunc' 'out_5' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1883 [1/1] (0.00ns)   --->   "%out_6 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31" [../src/ban_interface.cpp:14]   --->   Operation 1883 'partselect' 'out_6' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1884 [1/1] (0.82ns)   --->   "%br_ln15 = br void %._crit_edge" [../src/ban_interface.cpp:15]   --->   Operation 1884 'br' 'br_ln15' <Predicate = true> <Delay = 0.82>

State 138 <SV = 55> <Delay = 2.78>
ST_138 : Operation 1885 [2/2] (2.78ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 1885 'call' 'call_ret1' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 56> <Delay = 0.82>
ST_139 : Operation 1886 [1/2] (0.62ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 1886 'call' 'call_ret1' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 1887 [1/1] (0.00ns)   --->   "%ref_tmp_s = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1887 'extractvalue' 'ref_tmp_s' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1888 [1/1] (0.00ns)   --->   "%out_2 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1888 'extractvalue' 'out_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1889 [1/1] (0.00ns)   --->   "%out_3 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1889 'extractvalue' 'out_3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1890 [1/1] (0.00ns)   --->   "%out_4 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1890 'extractvalue' 'out_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1891 [1/1] (0.00ns)   --->   "%out = trunc i32 %ref_tmp_s" [../src/ban_interface.cpp:10]   --->   Operation 1891 'trunc' 'out' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1892 [1/1] (0.00ns)   --->   "%out_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp_s, i32 8, i32 31" [../src/ban_interface.cpp:10]   --->   Operation 1892 'partselect' 'out_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1893 [1/1] (0.82ns)   --->   "%br_ln11 = br void %._crit_edge" [../src/ban_interface.cpp:11]   --->   Operation 1893 'br' 'br_ln11' <Predicate = true> <Delay = 0.82>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.822ns
The critical path consists of the following:
	wire read operation ('op_read', ../src/ban_interface.cpp:4) on port 'op' (../src/ban_interface.cpp:4) [15]  (0 ns)
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_161', ../src/ban_s3.cpp:239) [31]  (2.78 ns)

 <State 3>: 5.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', ../src/ban_s3.cpp:27) [228]  (2.78 ns)
	'and' operation ('and_ln27_15', ../src/ban_s3.cpp:27) [229]  (0.287 ns)
	'xor' operation ('xor_ln27_3', ../src/ban_s3.cpp:27) [230]  (0 ns)
	'or' operation ('or_ln27', ../src/ban_s3.cpp:27) [231]  (0.287 ns)
	'and' operation ('and_ln239_31', ../src/ban_s3.cpp:239) [283]  (0.287 ns)
	'and' operation ('and_ln235_1', ../src/ban_s3.cpp:235) [284]  (0.287 ns)
	'and' operation ('and_ln239_33', ../src/ban_s3.cpp:239) [297]  (0 ns)
	'and' operation ('and_ln239_34', ../src/ban_s3.cpp:239) [298]  (0.287 ns)
	'or' operation ('or_ln239_25', ../src/ban_s3.cpp:239) [299]  (0.287 ns)
	'and' operation ('and_ln239_35', ../src/ban_s3.cpp:239) [300]  (0 ns)
	'or' operation ('or_ln239_26', ../src/ban_s3.cpp:239) [301]  (0.287 ns)
	'and' operation ('and_ln239_37', ../src/ban_s3.cpp:239) [306]  (0.287 ns)
	'or' operation ('or_ln239_28', ../src/ban_s3.cpp:239) [311]  (0 ns)
	'xor' operation ('xor_ln94', ../src/ban_s3.h:94) [316]  (0.287 ns)
	'or' operation ('out', ../src/ban_s3.h:94) [317]  (0.287 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', ../src/ban_s3.cpp:27) [463]  (2.78 ns)

 <State 5>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', ../src/ban_s3.cpp:27) [463]  (2.78 ns)
	'and' operation ('and_ln27_1', ../src/ban_s3.cpp:27) [464]  (0.287 ns)

 <State 6>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', ../src/ban_s3.cpp:27) [472]  (2.78 ns)
	'and' operation ('and_ln27_2', ../src/ban_s3.cpp:27) [473]  (0 ns)
	'and' operation ('and_ln27_5', ../src/ban_s3.cpp:27) [484]  (0 ns)
	'or' operation ('or_ln27_6', ../src/ban_s3.cpp:27) [486]  (0.287 ns)
	'and' operation ('out', ../src/ban_s3.cpp:27) [487]  (0.287 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:350) [498]  (7.06 ns)

 <State 16>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_101', ../src/ban_s3.cpp:32) [507]  (2.78 ns)

 <State 17>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_101', ../src/ban_s3.cpp:32) [507]  (2.78 ns)
	'and' operation ('and_ln32_3', ../src/ban_s3.cpp:32) [508]  (0.287 ns)
	'and' operation ('and_ln35_11', ../src/ban_s3.cpp:35) [530]  (0 ns)
	'and' operation ('and_ln43_7', ../src/ban_s3.cpp:43) [531]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [536]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [537]  (0.449 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:334) [555]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:334) [555]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:334) [555]  (7.02 ns)

 <State 21>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', ../src/ban_s3.cpp:32) [564]  (2.78 ns)

 <State 22>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', ../src/ban_s3.cpp:32) [564]  (2.78 ns)
	'and' operation ('and_ln32_2', ../src/ban_s3.cpp:32) [565]  (0.287 ns)
	'and' operation ('and_ln35_8', ../src/ban_s3.cpp:35) [587]  (0 ns)
	'and' operation ('and_ln43_5', ../src/ban_s3.cpp:43) [588]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [593]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [594]  (0.449 ns)

 <State 23>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln87', ../src/ban_s3.h:87) [606]  (0.351 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.h:87) to 'operator+.2' [608]  (7.3 ns)

 <State 25>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.h:87) to 'operator+.2' [608]  (6.01 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_interface.cpp:62) to 'operator+.2' [617]  (7.3 ns)

 <State 27>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_interface.cpp:62) to 'operator+.2' [617]  (6.01 ns)

 <State 28>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_50', ../src/ban_s3.cpp:209) [849]  (2.78 ns)

 <State 29>: 5.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_52', ../src/ban_s3.cpp:209) [858]  (2.78 ns)
	'and' operation ('and_ln209_14', ../src/ban_s3.cpp:209) [859]  (0.287 ns)
	'xor' operation ('xor_ln209_6', ../src/ban_s3.cpp:209) [865]  (0 ns)
	'and' operation ('and_ln209_16', ../src/ban_s3.cpp:209) [866]  (0.287 ns)
	'and' operation ('and_ln209_17', ../src/ban_s3.cpp:209) [867]  (0 ns)
	'or' operation ('or_ln209_11', ../src/ban_s3.cpp:209) [868]  (0 ns)
	'and' operation ('and_ln209_18', ../src/ban_s3.cpp:209) [869]  (0.287 ns)
	'or' operation ('or_ln209_12', ../src/ban_s3.cpp:209) [876]  (0.287 ns)
	'and' operation ('and_ln208_3', ../src/ban_s3.cpp:208) [878]  (0 ns)
	'or' operation ('or_ln209_13', ../src/ban_s3.cpp:209) [880]  (0.287 ns)
	'xor' operation ('xor_ln209_9', ../src/ban_s3.cpp:209) [929]  (0 ns)
	'or' operation ('or_ln209_17', ../src/ban_s3.cpp:209) [930]  (0 ns)
	'and' operation ('and_ln218_10', ../src/ban_s3.cpp:218) [931]  (0.287 ns)
	'and' operation ('and_ln214_5', ../src/ban_s3.cpp:214) [933]  (0 ns)
	'select' operation ('select_ln214_1', ../src/ban_s3.cpp:214) [934]  (0.287 ns)
	'select' operation ('select_ln215_1', ../src/ban_s3.cpp:215) [937]  (0.287 ns)
	'and' operation ('and_ln218_11', ../src/ban_s3.cpp:218) [938]  (0 ns)
	'or' operation ('out', ../src/ban_s3.cpp:218) [939]  (0.287 ns)

 <State 30>: 0.822ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)

 <State 31>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:273) [1176]  (7.06 ns)

 <State 32>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:273) [1176]  (7.06 ns)

 <State 33>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:273) [1176]  (7.06 ns)

 <State 34>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:273) [1176]  (7.06 ns)

 <State 35>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 36>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 37>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 38>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 39>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 40>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 41>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 42>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 43>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:272) [1173]  (7.06 ns)

 <State 44>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i', ../src/ban_s3.cpp:115) [1179]  (7.02 ns)

 <State 45>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i', ../src/ban_s3.cpp:115) [1179]  (7.02 ns)

 <State 46>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i', ../src/ban_s3.cpp:115) [1179]  (7.02 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:115) [1180]  (6.44 ns)

 <State 48>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:115) [1180]  (6.44 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:115) [1180]  (6.44 ns)

 <State 50>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1189]  (6.58 ns)

 <State 51>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:272) [1177]  (7.02 ns)

 <State 52>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:272) [1177]  (7.02 ns)

 <State 53>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:272) [1177]  (7.02 ns)

 <State 54>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1189]  (6.58 ns)

 <State 55>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1189]  (6.58 ns)

 <State 56>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1189]  (6.58 ns)

 <State 57>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1189]  (6.58 ns)

 <State 58>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:284) [1190]  (7.02 ns)

 <State 59>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:284) [1190]  (7.02 ns)

 <State 60>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:284) [1190]  (7.02 ns)

 <State 61>: 0.822ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)

 <State 62>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', ../src/ban_s3.cpp:257) [1204]  (2.78 ns)

 <State 63>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', ../src/ban_s3.cpp:257) [1204]  (2.78 ns)
	'and' operation ('and_ln257', ../src/ban_s3.cpp:257) [1205]  (0.287 ns)
	'select' operation ('select_ln257', ../src/ban_s3.cpp:257) [1212]  (0.449 ns)

 <State 64>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:140->../src/ban_s3.cpp:167) [1239]  (7.06 ns)

 <State 65>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:140->../src/ban_s3.cpp:167) [1239]  (7.06 ns)

 <State 66>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:140->../src/ban_s3.cpp:167) [1239]  (7.06 ns)

 <State 67>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:140->../src/ban_s3.cpp:167) [1239]  (7.06 ns)

 <State 68>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 69>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 70>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 71>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 72>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 73>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 74>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 75>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 76>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:139->../src/ban_s3.cpp:167) [1235]  (7.06 ns)

 <State 77>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i1', ../src/ban_s3.cpp:116) [1247]  (7.02 ns)

 <State 78>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i1', ../src/ban_s3.cpp:116) [1247]  (7.02 ns)

 <State 79>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i1', ../src/ban_s3.cpp:116) [1247]  (7.02 ns)

 <State 80>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i_i', ../src/ban_s3.cpp:116) [1248]  (6.44 ns)

 <State 81>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [1240]  (7.02 ns)

 <State 82>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [1240]  (7.02 ns)

 <State 83>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [1240]  (7.02 ns)

 <State 84>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [1256]  (7.02 ns)

 <State 85>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [1256]  (7.02 ns)

 <State 86>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [1256]  (7.02 ns)

 <State 87>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i_i', ../src/ban_s3.cpp:115) [1243]  (6.44 ns)

 <State 88>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [1253]  (7.02 ns)

 <State 89>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [1253]  (7.02 ns)

 <State 90>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [1253]  (7.02 ns)

 <State 91>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [1252]  (7.02 ns)

 <State 92>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [1252]  (7.02 ns)

 <State 93>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [1252]  (7.02 ns)

 <State 94>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i6_i', ../src/ban_s3.cpp:115) [1255]  (6.44 ns)

 <State 95>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [1264]  (7.02 ns)

 <State 96>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [1264]  (7.02 ns)

 <State 97>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [1264]  (7.02 ns)

 <State 98>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/ban_s3.cpp:149->../src/ban_s3.cpp:167) [1262]  (6.44 ns)

 <State 99>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [1267]  (6.44 ns)

 <State 100>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [1267]  (6.44 ns)

 <State 101>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [1267]  (6.44 ns)

 <State 102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1272]  (6.44 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1272]  (6.44 ns)

 <State 104>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1272]  (6.44 ns)

 <State 105>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1272]  (6.44 ns)

 <State 106>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:155->../src/ban_s3.cpp:167) [1275]  (6.44 ns)

 <State 107>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:155->../src/ban_s3.cpp:167) [1275]  (6.44 ns)

 <State 108>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:155->../src/ban_s3.cpp:167) [1275]  (6.44 ns)

 <State 109>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:155->../src/ban_s3.cpp:167) [1275]  (6.44 ns)

 <State 110>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 111>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 112>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 113>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 114>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 115>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 116>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 117>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 118>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:157->../src/ban_s3.cpp:167) [1276]  (7.06 ns)

 <State 119>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', ../src/ban_s3.cpp:32) [1285]  (2.78 ns)

 <State 120>: 4.63ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', ../src/ban_s3.cpp:32) [1285]  (2.78 ns)
	'and' operation ('and_ln32_1', ../src/ban_s3.cpp:32) [1286]  (0.287 ns)
	'and' operation ('and_ln35_5', ../src/ban_s3.cpp:35) [1309]  (0 ns)
	'and' operation ('and_ln43_3', ../src/ban_s3.cpp:43) [1310]  (0.287 ns)
	'select' operation ('c.p', ../src/ban_s3.cpp:43) [1318]  (0.449 ns)
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)
	'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0 ns)

 <State 121>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i_i', ../src/ban_s3.cpp:116) [1337]  (7.02 ns)

 <State 122>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i_i', ../src/ban_s3.cpp:116) [1337]  (7.02 ns)

 <State 123>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i_i', ../src/ban_s3.cpp:116) [1337]  (7.02 ns)

 <State 124>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add16_i_i_i', ../src/ban_s3.cpp:116) [1341]  (6.44 ns)

 <State 125>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:114) [1327]  (7.02 ns)

 <State 126>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:114) [1327]  (7.02 ns)

 <State 127>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:114) [1327]  (7.02 ns)

 <State 128>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [1334]  (6.44 ns)

 <State 129>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [1334]  (6.44 ns)

 <State 130>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [1334]  (6.44 ns)

 <State 131>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [1334]  (6.44 ns)

 <State 132>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', ../src/ban_s3.cpp:32) [1353]  (2.78 ns)

 <State 133>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', ../src/ban_s3.cpp:32) [1353]  (2.78 ns)
	'and' operation ('and_ln32', ../src/ban_s3.cpp:32) [1354]  (0.287 ns)
	'and' operation ('and_ln35_2', ../src/ban_s3.cpp:35) [1376]  (0 ns)
	'and' operation ('and_ln43_1', ../src/ban_s3.cpp:43) [1377]  (0.287 ns)
	'select' operation ('c.num', ../src/ban_s3.cpp:43) [1382]  (0.449 ns)
	'select' operation ('c.num', ../src/ban_s3.cpp:32) [1383]  (0.449 ns)

 <State 134>: 3.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln106_1', ../src/ban_s3.cpp:106) [1398]  (0.351 ns)
	'call' operation ('call_ret', ../src/ban_s3.h:67) to 'operator+.1' [1404]  (2.78 ns)

 <State 135>: 7.21ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/ban_s3.h:67) to 'operator+.1' [1404]  (7.21 ns)

 <State 136>: 0.822ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)

 <State 137>: 0.822ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)

 <State 138>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban_interface.cpp:10) to 'operator+' [1426]  (2.78 ns)

 <State 139>: 0.822ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln98', ../src/ban_interface.cpp:98) ('zext_ln94', ../src/ban_interface.cpp:94) ('zext_ln90', ../src/ban_interface.cpp:90) ('zext_ln86', ../src/ban_interface.cpp:86) ('zext_ln82', ../src/ban_interface.cpp:82) ('zext_ln78', ../src/ban_interface.cpp:78) ('out', ../src/ban_interface.cpp:74) ('out', ../src/ban_interface.cpp:70) ('out', ../src/ban_interface.cpp:66) ('out', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('zext_ln50', ../src/ban_interface.cpp:50) ('zext_ln46', ../src/ban_interface.cpp:46) ('zext_ln42', ../src/ban_interface.cpp:42) ('zext_ln38', ../src/ban_interface.cpp:38) ('out', ../src/ban_interface.cpp:34) ('out', ../src/ban_interface.cpp:30) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [1435]  (0.822 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
