<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->



<CLIPDeclaration Name="UserRTL_Quad_Aurora_x1_NI_6592R_new">
  <FormatVersion>4.3</FormatVersion>
  <Description>This is an example CLIP that instantiates four Aurora x1 lane cores that run at 10.3125Gbps on the NI PXIe-6592R.
When configuring the LabVIEW FPGA Target, this CLIP requires the following settings in the Clocking and IO Property Page of the IO Socket:

On the Clocking tab:
MGT_RefClk0: Enabled, 156.25 MHz
MGT_RefClk1: Disabled
MGT_RefClk2: Disabled

On the IO Configuration tab:
PORT 0: Enabled, TX and RX
PORT 1: Enabled, TX and RX
PORT 2: Enabled, TX and RX
PORT 3: Enabled, TX and RX

The clocks that come from this CLIP are:
Port0_UserClk: 161.1328125 MHz
Port1_UserClk: 161.1328125 MHz
Port2_UserClk: 161.1328125 MHz
Port3_UserClk: 161.1328125 MHz

Changes to the Clocking and IO Property Page that differ from this default will require changes to the CLIP for successful compiles.</Description>
 	<TopLevelEntityAndArchitecture>
		  <SynthesisModel>
			   <Entity>Quad_Aurora_x1_NI_6592R</Entity>
			   <Architecture>rtl</Architecture>
		  </SynthesisModel>
    <SimulationModel>
		   <Entity>Quad_Aurora_x1_NI_6592R</Entity>
		   <Architecture>rtl</Architecture>
</SimulationModel>
 	</TopLevelEntityAndArchitecture>
  <CompatibleCLIPSocketList>
    <Socket>PXIe-6592R IO Socket v1</Socket>
</CompatibleCLIPSocketList>
  <SupportedDeviceFamilies>Kintex-7
</SupportedDeviceFamilies>
  
  <InterfaceList>
    <Interface Name="LabVIEW">
      <InterfaceType>LabVIEW</InterfaceType>
      <SignalList>
        <Signal Name="Clock40">
          <HDLName>Clock40</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>40.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="DerivedClk50">
          <HDLName>DerivedClk50</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>50.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="Port0_UserClk">
          <HDLName>Port0_UserClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <DutyCycleRange>
            <PercentInHighMax>50.000000</PercentInHighMax>
            <PercentInHighMin>50.000000</PercentInHighMin>
</DutyCycleRange>
          <AccuracyInPPM>100.000000</AccuracyInPPM>
          <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>


          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>1.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="Port1_UserClk">
          <HDLName>Port1_UserClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <DutyCycleRange>
            <PercentInHighMax>50.000000</PercentInHighMax>
            <PercentInHighMin>50.000000</PercentInHighMin>
</DutyCycleRange>
          <AccuracyInPPM>100.000000</AccuracyInPPM>
          <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>


          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>1.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="Port2_UserClk">
          <HDLName>Port2_UserClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <DutyCycleRange>
            <PercentInHighMax>50.000000</PercentInHighMax>
            <PercentInHighMin>50.000000</PercentInHighMin>
</DutyCycleRange>
          <AccuracyInPPM>100.000000</AccuracyInPPM>
          <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>


          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>1.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="Port3_UserClk">
          <HDLName>Port3_UserClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <DutyCycleRange>
            <PercentInHighMax>50.000000</PercentInHighMax>
            <PercentInHighMin>50.000000</PercentInHighMin>
</DutyCycleRange>
          <AccuracyInPPM>100.000000</AccuracyInPPM>
          <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>


          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>1.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="cPort0_PMA_Init">
          <HDLName>cPort0_PMA_Init</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort1_PMA_Init">
          <HDLName>cPort1_PMA_Init</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort2_PMA_Init">
          <HDLName>cPort2_PMA_Init</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort3_PMA_Init">
          <HDLName>cPort3_PMA_Init</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_s_axi_tx_tdata">
          <HDLName>uPort0_s_axi_tx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_s_axi_tx_tvalid">
          <HDLName>uPort0_s_axi_tx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_s_axi_tx_tready">
          <HDLName>uPort0_s_axi_tx_tready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_s_axi_tx_tdata">
          <HDLName>uPort1_s_axi_tx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_s_axi_tx_tvalid">
          <HDLName>uPort1_s_axi_tx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_s_axi_tx_tready">
          <HDLName>uPort1_s_axi_tx_tready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_s_axi_tx_tdata">
          <HDLName>uPort2_s_axi_tx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_s_axi_tx_tvalid">
          <HDLName>uPort2_s_axi_tx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_s_axi_tx_tready">
          <HDLName>uPort2_s_axi_tx_tready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_s_axi_tx_tdata">
          <HDLName>uPort3_s_axi_tx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_s_axi_tx_tvalid">
          <HDLName>uPort3_s_axi_tx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_s_axi_tx_tready">
          <HDLName>uPort3_s_axi_tx_tready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_m_axi_rx_tdata">
          <HDLName>uPort0_m_axi_rx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_m_axi_rx_tvalid">
          <HDLName>uPort0_m_axi_rx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_m_axi_rx_tdata">
          <HDLName>uPort1_m_axi_rx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_m_axi_rx_tvalid">
          <HDLName>uPort1_m_axi_rx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_m_axi_rx_tdata">
          <HDLName>uPort2_m_axi_rx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_m_axi_rx_tvalid">
          <HDLName>uPort2_m_axi_rx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_m_axi_rx_tdata">
          <HDLName>uPort3_m_axi_rx_tdata</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_m_axi_rx_tvalid">
          <HDLName>uPort3_m_axi_rx_tvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_HardError">
          <HDLName>uPort0_HardError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_SoftError">
          <HDLName>uPort0_SoftError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_LaneUp">
          <HDLName>uPort0_LaneUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_ChannelUp">
          <HDLName>uPort0_ChannelUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_HardError">
          <HDLName>uPort1_HardError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_SoftError">
          <HDLName>uPort1_SoftError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_LaneUp">
          <HDLName>uPort1_LaneUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_ChannelUp">
          <HDLName>uPort1_ChannelUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_HardError">
          <HDLName>uPort2_HardError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_SoftError">
          <HDLName>uPort2_SoftError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_LaneUp">
          <HDLName>uPort2_LaneUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_ChannelUp">
          <HDLName>uPort2_ChannelUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_HardError">
          <HDLName>uPort3_HardError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_SoftError">
          <HDLName>uPort3_SoftError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_LaneUp">
          <HDLName>uPort3_LaneUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_ChannelUp">
          <HDLName>uPort3_ChannelUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort0_sys_reset_out">
          <HDLName>uPort0_sys_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort1_sys_reset_out">
          <HDLName>uPort1_sys_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort2_sys_reset_out">
          <HDLName>uPort2_sys_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port2_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="uPort3_sys_reset_out">
          <HDLName>uPort3_sys_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port3_UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort0_link_reset_out">
          <HDLName>cPort0_link_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort1_link_reset_out">
          <HDLName>cPort1_link_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort2_link_reset_out">
          <HDLName>cPort2_link_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="cPort3_link_reset_out">
          <HDLName>cPort3_link_reset_out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_aclk">
          <HDLName>s_aclk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>50.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="s_axi_awaddr">
          <HDLName>s_axi_awaddr</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_awvalid">
          <HDLName>s_axi_awvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_awready">
          <HDLName>s_axi_awready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_wdata">
          <HDLName>s_axi_wdata</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_wvalid">
          <HDLName>s_axi_wvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_wready">
          <HDLName>s_axi_wready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_wstrb">
          <HDLName>s_axi_wstrb</HDLName>
          <HDLType>std_logic_vector(3 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_bvalid">
          <HDLName>s_axi_bvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_bready">
          <HDLName>s_axi_bready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_bresp">
          <HDLName>s_axi_bresp</HDLName>
          <HDLType>std_logic_vector(1 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>2</WordLength>
              <IntegerWordLength>2</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_araddr">
          <HDLName>s_axi_araddr</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_arvalid">
          <HDLName>s_axi_arvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_arready">
          <HDLName>s_axi_arready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_rdata">
          <HDLName>s_axi_rdata</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_rvalid">
          <HDLName>s_axi_rvalid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_rready">
          <HDLName>s_axi_rready</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="s_axi_rresp">
          <HDLName>s_axi_rresp</HDLName>
          <HDLType>std_logic_vector(1 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>2</WordLength>
              <IntegerWordLength>2</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>s_aclk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="dio_out">
          <HDLName>dio_out</HDLName>
          <HDLType>std_logic_vector(3 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="dio_out_enable">
          <HDLName>dio_out_enable</HDLName>
          <HDLType>std_logic_vector(3 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="dio_in">
          <HDLName>dio_in</HDLName>
          <HDLType>std_logic_vector(3 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_Active_Green">
          <HDLName>LED_Active_Green</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_Active_Red">
          <HDLName>LED_Active_Red</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MgtRefClks_Locked">
          <HDLName>MgtRefClks_Locked</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MgtRefClks_Valid">
          <HDLName>MgtRefClks_Valid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sFrontEndConfig_Complete">
          <HDLName>sFrontEndConfig_Complete</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Clock40</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_PowerGood_In">
          <HDLName>Port0_PowerGood_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_PowerGood_In">
          <HDLName>Port1_PowerGood_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_PowerGood_In">
          <HDLName>Port2_PowerGood_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_PowerGood_In">
          <HDLName>Port3_PowerGood_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_ModulePresent">
          <HDLName>Port0_ModulePresent</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_ModulePresent">
          <HDLName>Port1_ModulePresent</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_ModulePresent">
          <HDLName>Port2_ModulePresent</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_ModulePresent">
          <HDLName>Port3_ModulePresent</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
      </SignalList>
    </Interface>
    <Interface Name="Socket">
      <InterfaceType>Socket</InterfaceType>
      <SignalList>
        <Signal Name="MGT_RefClk0_p">
          <HDLName>MGT_RefClk0_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk0_n">
          <HDLName>MGT_RefClk0_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk1_p">
          <HDLName>MGT_RefClk1_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk1_n">
          <HDLName>MGT_RefClk1_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk2_p">
          <HDLName>MGT_RefClk2_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk2_n">
          <HDLName>MGT_RefClk2_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_TX_p">
          <HDLName>Port0_TX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_TX_n">
          <HDLName>Port0_TX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RX_p">
          <HDLName>Port0_RX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RX_n">
          <HDLName>Port0_RX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_TX_p">
          <HDLName>Port1_TX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_TX_n">
          <HDLName>Port1_TX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RX_p">
          <HDLName>Port1_RX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RX_n">
          <HDLName>Port1_RX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_TX_p">
          <HDLName>Port2_TX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_TX_n">
          <HDLName>Port2_TX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_RX_p">
          <HDLName>Port2_RX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_RX_n">
          <HDLName>Port2_RX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_TX_p">
          <HDLName>Port3_TX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_TX_n">
          <HDLName>Port3_TX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_RX_p">
          <HDLName>Port3_RX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_RX_n">
          <HDLName>Port3_RX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort0_EnablePower">
          <HDLName>sPort0_EnablePower</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort0_PowerGood">
          <HDLName>sPort0_PowerGood</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort1_EnablePower">
          <HDLName>sPort1_EnablePower</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort1_PowerGood">
          <HDLName>sPort1_PowerGood</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort2_EnablePower">
          <HDLName>sPort2_EnablePower</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort2_PowerGood">
          <HDLName>sPort2_PowerGood</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort3_EnablePower">
          <HDLName>sPort3_EnablePower</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sPort3_PowerGood">
          <HDLName>sPort3_PowerGood</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Tx_Fault">
          <HDLName>Port0_Tx_Fault</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Tx_Disable">
          <HDLName>Port0_Tx_Disable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RS0">
          <HDLName>Port0_RS0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RS1">
          <HDLName>Port0_RS1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Mod_ABS">
          <HDLName>Port0_Mod_ABS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_SCL">
          <HDLName>Port0_SCL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_SDA">
          <HDLName>Port0_SDA</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Rx_LOS">
          <HDLName>Port0_Rx_LOS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Tx_Fault">
          <HDLName>Port1_Tx_Fault</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Tx_Disable">
          <HDLName>Port1_Tx_Disable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RS0">
          <HDLName>Port1_RS0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RS1">
          <HDLName>Port1_RS1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Mod_ABS">
          <HDLName>Port1_Mod_ABS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_SCL">
          <HDLName>Port1_SCL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_SDA">
          <HDLName>Port1_SDA</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Rx_LOS">
          <HDLName>Port1_Rx_LOS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_Tx_Fault">
          <HDLName>Port2_Tx_Fault</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_Tx_Disable">
          <HDLName>Port2_Tx_Disable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_RS0">
          <HDLName>Port2_RS0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_RS1">
          <HDLName>Port2_RS1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_Mod_ABS">
          <HDLName>Port2_Mod_ABS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_SCL">
          <HDLName>Port2_SCL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_SDA">
          <HDLName>Port2_SDA</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port2_Rx_LOS">
          <HDLName>Port2_Rx_LOS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_Tx_Fault">
          <HDLName>Port3_Tx_Fault</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_Tx_Disable">
          <HDLName>Port3_Tx_Disable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_RS0">
          <HDLName>Port3_RS0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_RS1">
          <HDLName>Port3_RS1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_Mod_ABS">
          <HDLName>Port3_Mod_ABS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_SCL">
          <HDLName>Port3_SCL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_SDA">
          <HDLName>Port3_SDA</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port3_Rx_LOS">
          <HDLName>Port3_Rx_LOS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI0_GPIO_Out">
          <HDLName>PFI0_GPIO_Out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI0_GPIO_OutEnable_n">
          <HDLName>PFI0_GPIO_OutEnable_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI0_GPIO_In">
          <HDLName>PFI0_GPIO_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI1_GPIO_Out">
          <HDLName>PFI1_GPIO_Out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI1_GPIO_OutEnable_n">
          <HDLName>PFI1_GPIO_OutEnable_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI1_GPIO_In">
          <HDLName>PFI1_GPIO_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI2_GPIO_Out">
          <HDLName>PFI2_GPIO_Out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI2_GPIO_OutEnable_n">
          <HDLName>PFI2_GPIO_OutEnable_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI2_GPIO_In">
          <HDLName>PFI2_GPIO_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI3_GPIO_Out">
          <HDLName>PFI3_GPIO_Out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI3_GPIO_OutEnable_n">
          <HDLName>PFI3_GPIO_OutEnable_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="PFI3_GPIO_In">
          <HDLName>PFI3_GPIO_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="SocketClk40">
          <HDLName>SocketClk40</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_ActiveRed">
          <HDLName>LED_ActiveRed</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_ActiveGreen">
          <HDLName>LED_ActiveGreen</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClks_ExtPllLocked">
          <HDLName>MGT_RefClks_ExtPllLocked</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClks_Valid">
          <HDLName>MGT_RefClks_Valid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="ExportedUserReferenceClk">
          <HDLName>ExportedUserReferenceClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="DebugClks">
          <HDLName>DebugClks</HDLName>
          <HDLType>std_logic_vector(3 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Array>
              <Boolean/>
              <Size>4</Size>
</Array>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sFrontEndConfigurationDone">
          <HDLName>sFrontEndConfigurationDone</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sFrontEndConfigurationPrepare">
          <HDLName>sFrontEndConfigurationPrepare</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sFrontEndConfigurationReady">
          <HDLName>sFrontEndConfigurationReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
  </SignalList>
</Interface>
    <Interface Name="Fabric">
      <InterfaceType>Fabric</InterfaceType>
      <SignalList>
        <Signal Name="aResetSl">
          <HDLName>aResetSl</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>reset</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  </Signal>
  </SignalList>
</Interface>
  </InterfaceList>
  <ImplementationList>
    <Path Name="UserRTL_Quad_Aurora_x1_NI_6592R_new.vhd">
      <TopLevel/>
      <MD5>a110d1fb39769f1b713dd329eb50d156</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="aurora_64b66b.edf">
  
      <MD5>cd46aba328d711ce07d55ab6fcf8d541</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="aurora_64b66b_clock_module.edf">
  
      <MD5>a957fc4878ae8f4386c41ae27e79b084</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="aurora_64b66b_gt_common_wrapper.edf">
  
      <MD5>8259994c6b2576b022eca888354a3cdc</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="aurora_64b66b_standard_cc_module.edf">
  
      <MD5>89480f9d4cee3e164179e9af018c58f7</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="aurora_64b66b_support_reset_logic.edf">
  
      <MD5>dd11e358b175ec8bca8ab856e75b6364</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="PXIe659XR_AXI4_Lite_Address_Map.vhd">
  
      <MD5>28611cea36e69aab7e65f762176d1aca</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="PXIe659XR_AXI4_Lite_to_DRP.vhd">
  
      <MD5>fcbdf8e23787312a99dcff1fd245c868</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="Quad_Aurora_x1_NI_6592R.xdc">
  
      <MD5>112ab245f62e61ef214bd60e655794fd</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
</ImplementationList>
  <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
  <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
  <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
  


</CLIPDeclaration>