ROM_SINE.v,verilog,xil_defaultlib,../../../../DDS.srcs/sources_1/ip/ROM_SINE/sim/ROM_SINE.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
