Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 25 18:32:05 2023
| Host         : Sabarish running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   222 |
|    Minimum number of control sets                        |   222 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   626 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   222 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     6 |
| >= 16              |    81 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             321 |          150 |
| No           | No                    | Yes                    |             129 |           70 |
| No           | Yes                   | No                     |             595 |          271 |
| Yes          | No                    | No                     |            1477 |          527 |
| Yes          | No                    | Yes                    |             356 |          223 |
| Yes          | Yes                   | No                     |             824 |          282 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                 Enable Signal                                                                                                |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_reg_1[0]                                                                                           | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg[1]                                                                        | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]             |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[99]      |                2 |              3 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[99]      |                2 |              3 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                       | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                            | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                            | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                     |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[5][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[5][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[3][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[3][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[6][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[6][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[7][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[7][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[4][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[4][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/jtaglocked_i                                                                                                                                                        | design_2_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                                                                     |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/count[3]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[0][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[0][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[1][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[1][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[31]_i_1_n_0                                                                                                                                       | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_byte_en[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables                                                                                                                                         | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_1_n_0                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/neqOp                                                                                                                                                                     | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/reset_in                                                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/count                                                                                                                                                              | design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr[31]_i_1_n_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                             | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                           | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                         | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                      | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                        | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                            | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[2][3]_i_2_n_0                                                                                                                                           | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/cntrl_fifo[2][3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                           | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                       |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_wr_cntrl_inst/p_0_in                                                                                                                  |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                     |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                       | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                       | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                               | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                      | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                           |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                          | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                       |                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                        | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                      | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                   |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/memory_rd_count[2]_i_1_n_0                                                                                                                                    | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr[31]_i_1_n_0                                                                                                                   |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                | design_2_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                          |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr[31]_i_1_n_0                                                                                                                         |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                     |                4 |              6 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                      |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                              |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/memory_wr_count                                                                                                                                               | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[31]_i_1_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                       | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                     |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                   | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                  |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                       |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[3]_0[0]                                                                                                                                       | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/reset_in                                                                                                                                  |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                             |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0]_0[0]                         | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                       |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                       |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                5 |              8 |         1.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/uart_0/U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/E[0]                                                                                                                                              | design_2_i/uart_0/U0/uart_core_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/uart_0/U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/E[1]                                                                                                                                              | design_2_i/uart_0/U0/uart_core_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                          | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                         |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                       |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg[0]                                                                        | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]             |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                      | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                              |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                   |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                   |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/uart_0/U0/uart_core_inst/uart_tx_data_vec[6]_i_1_n_0                                                                                                                                              | design_2_i/uart_0/U0/uart_core_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                5 |             11 |         2.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                         | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             12 |         1.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                 |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/uart_0/U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/p_0_in                                                                                                                                            |                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                       |                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/m_axi_araddr[15]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                          |                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_wr_cntrl_inst/m_axi_awaddr[15]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/uart_0/U0/uart_axi_wr_cntrl_inst/axi_awaddr_buff[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_split_state_reg_1[0]                                                                    |                                                                                                                                                                                          |                8 |             15 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                             |                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/xadc_wiz_0/U0/SOFT_RESET_I/SR[0]                                                                                                                                              |                6 |             16 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/E[0]                                                                                                     |                                                                                                                                                                                          |               11 |             16 |         1.45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                   | design_2_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                                                                     |                5 |             17 |         3.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/xadc_wiz_0/U0/bus2ip_reset_active_high                                                                                                                                        |                6 |             19 |         3.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                    | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                7 |             20 |         2.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_wr_cntrl_inst/m_axi_wdata[31]_i_1_n_0                                                                                                                     |                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_0_in0_out[23]                                                                                                                                               |                                                                                                                                                                                          |                6 |             21 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_0_in0_out[2]                                                                                                                                                |                                                                                                                                                                                          |                6 |             21 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                 |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |               14 |             24 |         1.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                  | design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |               11 |             25 |         2.27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                |                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |               17 |             29 |         1.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                          |               10 |             30 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                          |               14 |             30 |         2.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/E[0]                                                                                                                                                          | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               11 |             31 |         2.82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                                                          |               12 |             31 |         2.58 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                                                          |               13 |             31 |         2.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/next_opcode_reg                                                                                                                                               | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               14 |             32 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                        |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/push                                                 |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                          | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                            |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[3]_6[0]                                                                                                                                        | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               28 |             32 |         1.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[2]_2[0]                                                                                                                                        | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               27 |             32 |         1.19 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[31]_i_1_n_0                                                                                                                                        | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                        | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                    | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[3]_0[0]                                                                                                                                        | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               27 |             32 |         1.19 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                      |                                                                                                                                                                                          |               10 |             35 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr[31]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                          |               12 |             36 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                   |                                                                                                                                                                                          |                9 |             36 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                    |                7 |             37 |         5.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                           |                                                                                                                                                                                          |               10 |             37 |         3.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               32 |             37 |         1.16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                                          |               10 |             37 |         3.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             38 |         3.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[3]_5[0]                                                                                                                                        | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               25 |             38 |         1.52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                 |                                                                                                                                                                                          |               11 |             39 |         3.55 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                          |               13 |             39 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1092]_i_1__0_n_0                                                                  |                                                                                                                                                                                          |               11 |             39 |         3.55 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1092]_i_1_n_0                                                                                                         |                                                                                                                                                                                          |               14 |             39 |         2.79 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1092]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                          |               15 |             39 |         2.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                          |               11 |             39 |         3.55 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_1_n_0                                                                     |                                                                                                                                                                                          |               14 |             40 |         2.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |               25 |             42 |         1.68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |               21 |             42 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             42 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/p_0_in                                                                                                                                                             |                                                                                                                                                                                          |                6 |             44 |         7.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/p_0_in__1                                                                                                                                                          |                                                                                                                                                                                          |                6 |             44 |         7.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                                          |               15 |             46 |         3.07 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                          |               11 |             46 |         4.18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                   |                                                                                                                                                                                          |               14 |             46 |         3.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                          |               13 |             47 |         3.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                          |                                                                                                                                                                                          |               14 |             47 |         3.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data                                                                                                                                            |                                                                                                                                                                                          |               21 |             47 |         2.24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                          |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                   |                                                                                                                                                                                          |               26 |             52 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/uart_0/U0/uart_core_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |               23 |             53 |         2.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                      |                                                                                                                                                                                          |               26 |             53 |         2.04 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               15 |             68 |         4.53 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               14 |             69 |         4.93 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/rd_index_reg_reg[1]_0                                                                                                                                         |                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pause_enable_reg_reg[0]                                                                                                                                       | design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]                                                                                                                              |               71 |            115 |         1.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                                                                     |               42 |            119 |         2.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/reset_in                                                                                                                                  |               84 |            177 |         2.11 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              |                                                                                                                                                                                          |              152 |            324 |         2.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_1_n_0                                                                                                                            |                                                                                                                                                                                          |              171 |            684 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0                                                                                                                            |                                                                                                                                                                                          |              171 |            684 |         4.00 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


