
---------- Begin Simulation Statistics ----------
final_tick                                  122517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715732                       # Number of bytes of host memory used
host_op_rate                                   200063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.20                       # Real time elapsed on the host
host_tick_rate                              102028719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      239110                       # Number of instructions simulated
sim_ops                                        240235                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000123                       # Number of seconds simulated
sim_ticks                                   122517500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.973869                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   38292                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                38689                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39204                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              238                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67665                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          242                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong          488                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           14                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         1975                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         2552                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          652                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1760                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         2073                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          669                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1423                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           51                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          369                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          165                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          180                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15           19                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          206                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          365                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           68                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          136                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          133                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          203                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         1403                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         2814                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          329                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          207                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          245                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         3293                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          237                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1668                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          295                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2318                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          664                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          674                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1519                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2828                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1303                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          898                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          369                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           52                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          299                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          165                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          177                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           19                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          366                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          299                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22           68                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          165                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          133                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          482                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         3938                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        17084                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          120                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1041                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     242                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect            0                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong            0                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1013833                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    70392                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2131                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      39325                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1148                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           98671                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               239110                       # Number of instructions committed
system.cpu.commit.committedOps                 240235                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       210080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.143541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.402249                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        81174     38.64%     38.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        77727     37.00%     75.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25749     12.26%     87.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1002      0.48%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17880      8.51%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         5202      2.48%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           96      0.05%     99.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          102      0.05%     99.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1148      0.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       210080                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  123                       # Number of function calls committed.
system.cpu.commit.int_insts                    201223                       # Number of committed integer instructions.
system.cpu.commit.loads                         59397                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           152387     63.43%     63.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               8      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           59397     24.72%     88.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          28443     11.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            240235                       # Class of committed instruction
system.cpu.commit.refs                          87840                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      239110                       # Number of Instructions Simulated
system.cpu.committedOps                        240235                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.024784                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.024784                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                138931                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   171                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                33342                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 355953                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29534                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     23960                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2176                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   555                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28848                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       67665                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     57864                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        155939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   780                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         412914                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            37                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4686                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.276143                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              65041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              38553                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.685116                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             223449                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.859055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.772276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   136883     61.26%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1022      0.46%     61.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    24249     10.85%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2390      1.07%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21810      9.76%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      765      0.34%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10852      4.86%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1287      0.58%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    24191     10.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               223449                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           21587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2171                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    45348                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.117648                       # Inst execution rate
system.cpu.iew.exec_refs                        96053                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      31206                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13657                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 83654                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               148                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                40712                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              338902                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 64847                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4053                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                273864                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     29                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   112                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2176                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   150                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            37578                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24257                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12269                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            821                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    229179                       # num instructions consuming a value
system.cpu.iew.wb_count                        272893                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.839052                       # average fanout of values written-back
system.cpu.iew.wb_producers                    192293                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.113685                       # insts written-back per cycle
system.cpu.iew.wb_sent                         273171                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   266179                       # number of integer regfile reads
system.cpu.int_regfile_writes                  173768                       # number of integer regfile writes
system.cpu.ipc                               0.975816                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.975816                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                179439     64.57%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.01%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                65758     23.66%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               32703     11.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 277917                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 277914                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             779509                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       272893                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            437614                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     338859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    277917                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  43                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           98666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               226                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       295154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        223449                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.243760                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.051494                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               59456     26.61%     26.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               86314     38.63%     65.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               48664     21.78%     87.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21785      9.75%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7230      3.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          223449                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.134188                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             58682                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26373                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                83654                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               40712                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  249251                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                           245036                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   48092                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                219485                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  88862                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    39600                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1516975                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 346835                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              315406                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     41544                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1057                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2176                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 90741                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    95921                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           347921                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1296                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    158423                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       547708                       # The number of ROB reads
system.cpu.rob.rob_writes                      691192                       # The number of ROB writes
system.cpu.timesIdled                             219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::ReadExReq                57                       # Transaction distribution
system.membus.trans_dist::ReadExResp               57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        30144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 471                       # Request fanout histogram
system.membus.reqLayer0.occupancy              584000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2496750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              57                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085185                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279416                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    494     91.48%     91.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     46      8.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             465000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            282992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   18                       # number of demand (read+write) hits
system.l2.demand_hits::total                       60                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                  18                       # number of overall hits
system.l2.overall_hits::total                      60                       # number of overall hits
system.l2.demand_misses::.cpu.inst                312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                168                       # number of demand (read+write) misses
system.l2.demand_misses::total                    480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               312                       # number of overall misses
system.l2.overall_misses::.cpu.data               168                       # number of overall misses
system.l2.overall_misses::total                   480                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     13686000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         37486500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23800500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     13686000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        37486500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.903226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888889                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.903226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888889                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76283.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81464.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78096.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76283.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81464.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78096.875000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     32202000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     32202000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.865591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.865591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874074                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66331.189711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71881.987578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68224.576271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66331.189711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71881.987578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68224.576271                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              120                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          120                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  57                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4550500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4550500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76283.653846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76283.653846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66331.189711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66331.189711                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82301.801802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82301.801802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7592500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7592500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.806202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.806202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73004.807692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73004.807692                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   386.702598                       # Cycle average of tags in use
system.l2.tags.total_refs                         651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       471                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.382166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       247.529962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       139.172637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011801                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.014374                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5751                       # Number of tag accesses
system.l2.tags.data_accesses                     5751                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          19840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              30144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 471                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         161936050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          84102271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             246038321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    161936050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161936050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        161936050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         84102271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246038321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000538500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         471                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       471                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3960750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12792000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8409.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27159.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      378                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   471                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           84                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.285714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.869582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.818361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           24     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     25.00%     53.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     14.29%     67.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      7.14%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.57%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      4.76%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      4.76%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     11.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           84                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  30144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   30144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       246.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    246.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     122427500                       # Total gap between requests
system.mem_ctrls.avgGap                     259931.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 161936049.952047675848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 84102271.104127988219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7874000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4918000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25400.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30546.58                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               242760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               113850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1292340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         12358740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         36639360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           59866650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.637542                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     95096750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     23520750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2070600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         13279860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         35863680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           61059930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.377211                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     93145500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25472000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        57409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            57409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        57409                       # number of overall hits
system.cpu.icache.overall_hits::total           57409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          455                       # number of overall misses
system.cpu.icache.overall_misses::total           455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        57864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        57864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        57864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        57864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007863                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007863                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007863                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007863                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67840.659341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67840.659341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67840.659341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67840.659341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          573                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          130                       # number of writebacks
system.cpu.icache.writebacks::total               130                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24811500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24811500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006118                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006118                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006118                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006118                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70088.983051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70088.983051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70088.983051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70088.983051                       # average overall mshr miss latency
system.cpu.icache.replacements                    130                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        57409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           57409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        57864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        57864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67840.659341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67840.659341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24811500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24811500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70088.983051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70088.983051                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           197.726921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               57762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            163.631728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   197.726921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.772371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.772371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            116081                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           116081                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        54541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            54541                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        54541                       # number of overall hits
system.cpu.dcache.overall_hits::total           54541                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          733                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            733                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          733                       # number of overall misses
system.cpu.dcache.overall_misses::total           733                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44346997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44346997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44346997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44346997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        55274                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        55274                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        55274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        55274                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013261                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013261                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013261                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013261                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60500.678035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60500.678035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60500.678035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60500.678035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          607                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.181818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14180998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14180998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14180998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14180998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003365                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003365                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003365                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003365                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76241.924731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76241.924731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76241.924731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76241.924731                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        26638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           26638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65248.031496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65248.031496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73968.992248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73968.992248                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        27903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          27903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27773997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27773997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        28382                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        28382                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57983.292276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57983.292276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          422                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          422                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4638998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4638998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81385.929825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81385.929825                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        97000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        97000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           155.881540                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               54754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            294.376344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   155.881540                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.152228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.152228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            110790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           110790                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    122517500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    122517500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
