Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May  4 21:25:32 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GameTop_timing_summary_routed.rpt -pb GameTop_timing_summary_routed.pb -rpx GameTop_timing_summary_routed.rpx -warn_on_violation
| Design       : GameTop
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   35          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (7)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: column[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: column[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: column[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: column[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: row[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: row[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.023        0.000                      0                 3444        0.079        0.000                      0                 3444        9.500        0.000                       0                   870  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.023        0.000                      0                 3444        0.079        0.000                      0                 3444        9.500        0.000                       0                   870  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.768ns  (logic 0.580ns (3.927%)  route 14.188ns (96.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 25.531 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    SLICE_X41Y100        FDCE                                         r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=148, routed)        13.691    19.602    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.124    19.726 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398/O
                         net (fo=1, routed)           0.497    20.223    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_261
    RAMB36_X0Y3          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.019    25.531    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.724    
                         clock uncertainty           -0.035    25.689    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.246    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.246    
                         arrival time                         -20.223    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 sound_player/note_index_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.508ns  (logic 0.900ns (6.204%)  route 13.608ns (93.796%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 25.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/CLK
    SLICE_X39Y102        FDCE                                         r  sound_player/note_index_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/note_index_reg[16]/Q
                         net (fo=210, routed)        12.714    18.625    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[16]
    SLICE_X134Y22        LUT5 (Prop_lut5_I0_O)        0.118    18.743 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=2, routed)           0.551    19.294    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ramloop[25].ram.ram_ena
    SLICE_X140Y22        LUT4 (Prop_lut4_I3_O)        0.326    19.620 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_278/O
                         net (fo=1, routed)           0.343    19.962    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_181
    RAMB36_X7Y4          RAMB36E1                                     r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.999    25.511    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X7Y4          RAMB36E1                                     r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.704    
                         clock uncertainty           -0.035    25.669    
    RAMB36_X7Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.226    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.226    
                         arrival time                         -19.962    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 sound_player/note_index_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.492ns  (logic 0.704ns (4.858%)  route 13.788ns (95.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 25.517 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/CLK
    SLICE_X39Y102        FDCE                                         r  sound_player/note_index_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/note_index_reg[16]/Q
                         net (fo=210, routed)        12.714    18.625    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[16]
    SLICE_X134Y22        LUT5 (Prop_lut5_I0_O)        0.124    18.749 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=2, routed)           0.731    19.480    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/ramloop[24].ram.ram_ena
    SLICE_X140Y17        LUT4 (Prop_lut4_I3_O)        0.124    19.604 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_275/O
                         net (fo=1, routed)           0.343    19.947    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_179
    RAMB36_X7Y3          RAMB36E1                                     r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.005    25.517    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.710    
                         clock uncertainty           -0.035    25.675    
    RAMB36_X7Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.232    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -19.947    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 0.580ns (4.048%)  route 13.750ns (95.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 25.525 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    SLICE_X41Y100        FDCE                                         r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=148, routed)        13.407    19.318    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y22          LUT4 (Prop_lut4_I1_O)        0.124    19.442 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_326/O
                         net (fo=1, routed)           0.343    19.784    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_213
    RAMB36_X0Y4          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.013    25.525    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.718    
                         clock uncertainty           -0.035    25.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.240    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.240    
                         arrival time                         -19.784    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.143ns  (logic 0.580ns (4.101%)  route 13.563ns (95.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 25.531 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    SLICE_X41Y100        FDCE                                         r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=148, routed)        13.221    19.132    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.124    19.256 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_320/O
                         net (fo=1, routed)           0.343    19.598    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_209
    RAMB36_X0Y5          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.019    25.531    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.724    
                         clock uncertainty           -0.035    25.689    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.246    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.246    
                         arrival time                         -19.598    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 sound_player/note_index_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_277_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 0.574ns (4.084%)  route 13.479ns (95.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.478ns = ( 25.478 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/CLK
    SLICE_X39Y102        FDCE                                         r  sound_player/note_index_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/note_index_reg[16]/Q
                         net (fo=210, routed)        12.714    18.625    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[16]
    SLICE_X134Y22        LUT5 (Prop_lut5_I0_O)        0.118    18.743 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=2, routed)           0.765    19.508    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ramloop[25].ram.ram_ena
    SLICE_X140Y22        FDCE                                         r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_277_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.966    25.478    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    SLICE_X140Y22        FDCE                                         r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_277_cooolDelFlop/C
                         clock pessimism              0.193    25.671    
                         clock uncertainty           -0.035    25.636    
    SLICE_X140Y22        FDCE (Setup_fdce_C_D)       -0.233    25.403    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_277_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         25.403    
                         arrival time                         -19.508    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.828ns  (logic 0.580ns (4.194%)  route 13.248ns (95.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    SLICE_X41Y100        FDCE                                         r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=148, routed)        12.907    18.817    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124    18.941 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_332/O
                         net (fo=1, routed)           0.341    19.282    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_217
    RAMB36_X0Y7          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.028    25.540    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.733    
                         clock uncertainty           -0.035    25.698    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.255    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.255    
                         arrival time                         -19.282    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.786ns  (logic 0.580ns (4.207%)  route 13.206ns (95.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 25.536 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    SLICE_X41Y100        FDCE                                         r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=148, routed)        12.864    18.775    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.124    18.899 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_401/O
                         net (fo=1, routed)           0.343    19.241    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_263
    RAMB36_X0Y6          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.024    25.536    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.729    
                         clock uncertainty           -0.035    25.694    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.251    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.251    
                         arrival time                         -19.241    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 0.580ns (4.228%)  route 13.136ns (95.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.526ns = ( 25.526 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    SLICE_X41Y100        FDCE                                         r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=148, routed)        11.872    17.783    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/pwropt_1
    SLICE_X132Y32        LUT4 (Prop_lut4_I1_O)        0.124    17.907 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_290/O
                         net (fo=1, routed)           1.264    19.171    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_189
    RAMB36_X8Y6          RAMB36E1                                     r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.014    25.526    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X8Y6          RAMB36E1                                     r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.193    25.719    
                         clock uncertainty           -0.035    25.684    
    RAMB36_X8Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.241    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.241    
                         arrival time                         -19.171    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 sound_player/note_index_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_274_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.063ns  (logic 0.580ns (4.124%)  route 13.483ns (95.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 25.484 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.757     5.455    sound_player/CLK
    SLICE_X39Y102        FDCE                                         r  sound_player/note_index_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     5.911 r  sound_player/note_index_reg[16]/Q
                         net (fo=210, routed)        12.714    18.625    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[16]
    SLICE_X134Y22        LUT5 (Prop_lut5_I0_O)        0.124    18.749 r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=2, routed)           0.768    19.518    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/ramloop[24].ram.ram_ena
    SLICE_X140Y17        FDCE                                         r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_274_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    21.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.972    25.484    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    SLICE_X140Y17        FDCE                                         r  sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_274_cooolDelFlop/C
                         clock pessimism              0.193    25.677    
                         clock uncertainty           -0.035    25.642    
    SLICE_X140Y17        FDCE (Setup_fdce_C_D)       -0.031    25.611    sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/sound_player/music_idle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_274_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         25.611    
                         arrival time                         -19.518    
  -------------------------------------------------------------------
                         slack                                  6.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 max_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.915%)  route 0.186ns (53.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[0]/Q
                         net (fo=2, routed)           0.186     2.001    text_lcd/Q[0]
    SLICE_X9Y102         FDRE                                         r  text_lcd/score_bcd_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X9Y102         FDRE                                         r  text_lcd/score_bcd_reg[2][0]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.070     1.922    text_lcd/score_bcd_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sound_player/note_index_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.347%)  route 0.490ns (77.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.617     1.574    sound_player/CLK
    SLICE_X38Y101        FDCE                                         r  sound_player/note_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  sound_player/note_index_reg[9]/Q
                         net (fo=198, routed)         0.490     2.205    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.970     2.176    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     1.923    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.106    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sound_player/note_index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.308%)  route 0.491ns (77.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.617     1.574    sound_player/CLK
    SLICE_X39Y100        FDCE                                         r  sound_player/note_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  sound_player/note_index_reg[5]/Q
                         net (fo=198, routed)         0.491     2.206    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y19         RAMB36E1                                     r  sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.970     2.176    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     1.923    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.106    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sound_player/note_index_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.189%)  route 0.494ns (77.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.617     1.574    sound_player/CLK
    SLICE_X38Y100        FDCE                                         r  sound_player/note_index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  sound_player/note_index_reg[10]/Q
                         net (fo=198, routed)         0.494     2.210    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.970     2.176    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     1.923    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.106    sound_player/music_false/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 max_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.213ns (48.004%)  route 0.231ns (51.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[2]/Q
                         net (fo=7, routed)           0.231     2.047    text_lcd/Q[2]
    SLICE_X8Y101         LUT5 (Prop_lut5_I3_O)        0.049     2.096 r  text_lcd/score_bcd[2][3]_i_1/O
                         net (fo=1, routed)           0.000     2.096    text_lcd/score_bcd[2][3]_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[2][3]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.131     1.983    text_lcd/score_bcd_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 max_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.531%)  route 0.231ns (52.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[2]/Q
                         net (fo=7, routed)           0.231     2.047    text_lcd/Q[2]
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     2.092 r  text_lcd/score_bcd[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.092    text_lcd/score_bcd[2][2]_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[2][2]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121     1.973    text_lcd/score_bcd_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 max_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.212ns (45.748%)  route 0.251ns (54.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[3]/Q
                         net (fo=8, routed)           0.251     2.067    text_lcd/Q[3]
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.048     2.115 r  text_lcd/score_bcd[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    text_lcd/score_bcd[2][1]_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[2][1]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.131     1.983    text_lcd/score_bcd_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 max_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.212ns (45.357%)  route 0.255ns (54.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[3]/Q
                         net (fo=8, routed)           0.255     2.071    text_lcd/Q[3]
    SLICE_X8Y101         LUT3 (Prop_lut3_I1_O)        0.048     2.119 r  text_lcd/score_bcd[1][2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    text_lcd/p_1_out[2]
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[1][2]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.131     1.983    text_lcd/score_bcd_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 max_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.395%)  route 0.251ns (54.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[3]/Q
                         net (fo=8, routed)           0.251     2.067    text_lcd/Q[3]
    SLICE_X8Y101         LUT5 (Prop_lut5_I3_O)        0.045     2.112 r  text_lcd/score_bcd[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.112    text_lcd/p_1_out[0]
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[1][0]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.120     1.972    text_lcd/score_bcd_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 max_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_lcd/score_bcd_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.004%)  route 0.255ns (54.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.694     1.652    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  max_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.816 r  max_score_reg[3]/Q
                         net (fo=8, routed)           0.255     2.071    text_lcd/Q[3]
    SLICE_X8Y101         LUT4 (Prop_lut4_I1_O)        0.045     2.116 r  text_lcd/score_bcd[1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.116    text_lcd/p_1_out[1]
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.900     2.106    text_lcd/CLK
    SLICE_X8Y101         FDRE                                         r  text_lcd/score_bcd_reg[1][1]/C
                         clock pessimism             -0.254     1.852    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121     1.973    text_lcd/score_bcd_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y22  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y23  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y31  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y32  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y19  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y20  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y24  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y25  sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0   sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1   sound_player/music_end/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X5Y88   FSM_onehot_select_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X5Y88   FSM_onehot_select_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X5Y88   FSM_onehot_select_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X5Y88   FSM_onehot_select_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y88   FSM_onehot_select_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y99   max_score_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 column[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.073ns  (logic 5.397ns (59.489%)  route 3.676ns (40.511%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  column[3] (IN)
                         net (fo=0)                   0.000     0.000    column[3]
    Y14                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  column_IBUF[3]_inst/O
                         net (fo=2, routed)           1.160     2.684    column_IBUF[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.150     2.834 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.515     5.350    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.723     9.073 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.073    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 5.390ns (59.617%)  route 3.651ns (40.383%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    W11                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  row_IBUF[1]_inst/O
                         net (fo=6, routed)           1.540     3.060    row_IBUF[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.118     3.178 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.112     5.289    seg_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.753     9.042 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.042    seg[5]
    V14                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.972ns  (logic 5.189ns (57.830%)  route 3.784ns (42.170%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  column[1] (IN)
                         net (fo=0)                   0.000     0.000    column[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  column_IBUF[1]_inst/O
                         net (fo=8, routed)           2.098     3.584    game_control/column_IBUF[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124     3.708 r  game_control/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.393    seg_OBUF[1]
    Y13                  OBUF (Prop_obuf_I_O)         3.579     8.972 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.972    seg[1]
    Y13                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 5.410ns (60.365%)  route 3.552ns (39.635%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    U15                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  row_IBUF[3]_inst/O
                         net (fo=1, routed)           1.835     3.320    row_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.152     3.472 r  seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.190    seg_OBUF[7]
    AA15                 OBUF (Prop_obuf_I_O)         3.773     8.963 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.963    seg[7]
    AA15                                                              r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.921ns  (logic 5.169ns (57.937%)  route 3.752ns (42.063%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  column[2] (IN)
                         net (fo=0)                   0.000     0.000    column[2]
    T16                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  column_IBUF[2]_inst/O
                         net (fo=6, routed)           2.041     3.506    column_IBUF[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     3.630 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.342    seg_OBUF[2]
    AB15                 OBUF (Prop_obuf_I_O)         3.579     8.921 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.921    seg[2]
    AB15                                                              r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 5.194ns (58.232%)  route 3.726ns (41.768%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    W12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  row_IBUF[0]_inst/O
                         net (fo=10, routed)          1.759     3.275    row_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     3.399 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.967     5.366    seg_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         3.554     8.920 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.920    seg[4]
    V13                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 5.183ns (59.692%)  route 3.500ns (40.308%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  row_IBUF[2]_inst/O
                         net (fo=1, routed)           1.829     3.313    row_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     3.437 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.108    seg_OBUF[6]
    AA14                 OBUF (Prop_obuf_I_O)         3.575     8.683 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.683    seg[6]
    AA14                                                              r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 5.428ns (64.142%)  route 3.035ns (35.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         1.530     1.530 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          1.211     2.741    column_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.119     2.860 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.824     4.684    seg_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.779     8.463 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.463    seg[0]
    W14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[1]
                            (input port)
  Destination:            btn_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.419ns  (logic 1.610ns (36.431%)  route 2.809ns (63.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  column[1] (IN)
                         net (fo=0)                   0.000     0.000    column[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  column_IBUF[1]_inst/O
                         net (fo=8, routed)           2.044     3.529    column_IBUF[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     3.653 r  btn_reg[3]_i_1/O
                         net (fo=1, routed)           0.765     4.419    btn__0[3]
    SLICE_X2Y88          LDCE                                         r  btn_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[2]
                            (input port)
  Destination:            btn_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.179ns  (logic 1.614ns (38.626%)  route 2.565ns (61.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  column[2] (IN)
                         net (fo=0)                   0.000     0.000    column[2]
    T16                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  column_IBUF[2]_inst/O
                         net (fo=6, routed)           1.993     3.459    column_IBUF[2]
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.149     3.608 r  btn_reg[6]_i_1/O
                         net (fo=1, routed)           0.572     4.179    btn__0[6]
    SLICE_X3Y88          LDCE                                         r  btn_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.343ns (39.084%)  route 0.535ns (60.916%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 f  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.535     0.832    column_IBUF[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.046     0.878 r  btn_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.878    btn__0[0]
    SLICE_X2Y88          LDCE                                         r  btn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.342ns (36.909%)  route 0.585ns (63.091%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.529     0.827    column_IBUF[0]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.872 r  btn_reg[7]_i_1/O
                         net (fo=1, routed)           0.056     0.927    btn__0[7]
    SLICE_X3Y88          LDCE                                         r  btn_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.342ns (35.597%)  route 0.619ns (64.403%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 f  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.560     0.858    column_IBUF[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  btn_reg[4]_i_1/O
                         net (fo=1, routed)           0.059     0.962    btn__0[4]
    SLICE_X3Y88          LDCE                                         r  btn_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.342ns (33.383%)  route 0.683ns (66.617%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.563     0.861    column_IBUF[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.906 r  btn_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     1.025    btn_reg[2]_i_1_n_0
    SLICE_X2Y88          LDCE                                         r  btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.343ns (32.623%)  route 0.709ns (67.377%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.529     0.827    column_IBUF[0]
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.046     0.873 r  btn_reg[6]_i_1/O
                         net (fo=1, routed)           0.180     1.052    btn__0[6]
    SLICE_X3Y88          LDCE                                         r  btn_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.342ns (31.733%)  route 0.736ns (68.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.535     0.832    column_IBUF[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     0.877 r  btn_reg[1]_i_1/O
                         net (fo=1, routed)           0.201     1.079    btn_reg[1]_i_1_n_0
    SLICE_X2Y88          LDCE                                         r  btn_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.342ns (31.051%)  route 0.760ns (68.949%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.560     0.858    column_IBUF[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.903 r  btn_reg[5]_i_1/O
                         net (fo=1, routed)           0.200     1.102    btn__0[5]
    SLICE_X3Y88          LDCE                                         r  btn_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            btn_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.274ns  (logic 0.342ns (26.866%)  route 0.932ns (73.134%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.563     0.861    column_IBUF[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.906 r  btn_reg[3]_i_1/O
                         net (fo=1, routed)           0.368     1.274    btn__0[3]
    SLICE_X2Y88          LDCE                                         r  btn_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.685ns (65.372%)  route 0.893ns (34.628%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  column[0] (IN)
                         net (fo=0)                   0.000     0.000    column[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.297     0.297 r  column_IBUF[0]_inst/O
                         net (fo=10, routed)          0.507     0.804    column_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.049     0.853 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     1.239    seg_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.339     2.578 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.578    seg[0]
    W14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.573ns (59.125%)  route 1.087ns (40.875%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  row_IBUF[2]_inst/O
                         net (fo=1, routed)           0.745     0.997    row_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.042 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.384    seg_OBUF[6]
    AA14                 OBUF (Prop_obuf_I_O)         1.276     2.660 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.660    seg[6]
    AA14                                                              r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 4.062ns (35.298%)  route 7.445ns (64.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.849     5.547    text_lcd/CLK
    SLICE_X6Y107         FDCE                                         r  text_lcd/lcd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518     6.065 r  text_lcd/lcd_data_reg[6]/Q
                         net (fo=1, routed)           7.445    13.510    lcd_data_OBUF[6]
    C13                  OBUF (Prop_obuf_I_O)         3.544    17.053 r  lcd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.053    lcd_data[6]
    C13                                                               r  lcd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.080ns (44.244%)  route 5.141ns (55.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.771     5.469    text_lcd/CLK
    SLICE_X8Y106         FDCE                                         r  text_lcd/lcd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.987 r  text_lcd/lcd_data_reg[0]/Q
                         net (fo=1, routed)           5.141    11.128    lcd_data_OBUF[0]
    B22                  OBUF (Prop_obuf_I_O)         3.562    14.690 r  lcd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.690    lcd_data[0]
    B22                                                               r  lcd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 4.047ns (44.659%)  route 5.014ns (55.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.849     5.547    text_lcd/CLK
    SLICE_X6Y107         FDCE                                         r  text_lcd/lcd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518     6.065 r  text_lcd/lcd_data_reg[4]/Q
                         net (fo=1, routed)           5.014    11.079    lcd_data_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         3.529    14.608 r  lcd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.608    lcd_data[4]
    B15                                                               r  lcd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.041ns (44.783%)  route 4.983ns (55.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.771     5.469    text_lcd/CLK
    SLICE_X8Y106         FDCE                                         r  text_lcd/lcd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.987 r  text_lcd/lcd_data_reg[5]/Q
                         net (fo=1, routed)           4.983    10.970    lcd_data_OBUF[5]
    C14                  OBUF (Prop_obuf_I_O)         3.523    14.493 r  lcd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.493    lcd_data[5]
    C14                                                               r  lcd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_select_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 4.283ns (49.949%)  route 4.291ns (50.051%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.020     5.718    clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  FSM_onehot_select_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     6.174 r  FSM_onehot_select_reg_reg[1]/Q
                         net (fo=15, routed)          1.329     7.503    game_control/select_reg__0[1]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.124     7.627 r  game_control/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.276     8.903    game_control/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  game_control/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686    10.713    seg_OBUF[1]
    Y13                  OBUF (Prop_obuf_I_O)         3.579    14.292 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.292    seg[1]
    Y13                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.051ns (46.012%)  route 4.753ns (53.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.771     5.469    text_lcd/CLK
    SLICE_X8Y106         FDCE                                         r  text_lcd/lcd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.987 r  text_lcd/lcd_data_reg[3]/Q
                         net (fo=1, routed)           4.753    10.740    lcd_data_OBUF[3]
    C18                  OBUF (Prop_obuf_I_O)         3.533    14.273 r  lcd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.273    lcd_data[3]
    C18                                                               r  lcd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_rs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.709ns  (logic 4.160ns (47.761%)  route 4.550ns (52.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.849     5.547    text_lcd/CLK
    SLICE_X6Y107         FDCE                                         r  text_lcd/lcd_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.478     6.025 r  text_lcd/lcd_rs_reg/Q
                         net (fo=1, routed)           4.550    10.574    lcd_rs_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.682    14.256 r  lcd_rs_OBUF_inst/O
                         net (fo=0)                   0.000    14.256    lcd_rs
    E16                                                               r  lcd_rs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.065ns (48.838%)  route 4.258ns (51.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.849     5.547    text_lcd/CLK
    SLICE_X6Y107         FDCE                                         r  text_lcd/lcd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518     6.065 r  text_lcd/lcd_data_reg[2]/Q
                         net (fo=1, routed)           4.258    10.323    lcd_data_OBUF[2]
    B20                  OBUF (Prop_obuf_I_O)         3.547    13.870 r  lcd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.870    lcd_data[2]
    B20                                                               r  lcd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.240ns  (logic 4.077ns (49.472%)  route 4.164ns (50.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.772     5.470    text_lcd/CLK
    SLICE_X10Y106        FDCE                                         r  text_lcd/lcd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDCE (Prop_fdce_C_Q)         0.518     5.988 r  text_lcd/lcd_enable_reg/Q
                         net (fo=1, routed)           4.164    10.151    lcd_enable_OBUF
    B21                  OBUF (Prop_obuf_I_O)         3.559    13.710 r  lcd_enable_OBUF_inst/O
                         net (fo=0)                   0.000    13.710    lcd_enable
    B21                                                               r  lcd_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_select_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.469ns (55.979%)  route 3.515ns (44.021%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.020     5.718    clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  FSM_onehot_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.419     6.137 r  FSM_onehot_select_reg_reg[2]/Q
                         net (fo=13, routed)          0.999     7.136    select_reg__0[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.327     7.463 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.515     9.978    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.723    13.701 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.701    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 effects/led_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.507ns (81.034%)  route 0.353ns (18.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.720     1.678    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDPE (Prop_fdpe_C_Q)         0.148     1.826 r  effects/led_reg[2]/Q
                         net (fo=1, routed)           0.353     2.179    led_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         1.359     3.538 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.538    led[2]
    AB10                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_lcd/lcd_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.481ns (75.731%)  route 0.475ns (24.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.653     1.610    text_lcd/CLK
    SLICE_X6Y107         FDCE                                         r  text_lcd/lcd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.148     1.758 r  text_lcd/lcd_data_reg[7]/Q
                         net (fo=1, routed)           0.475     2.233    lcd_data_OBUF[7]
    AB18                 OBUF (Prop_obuf_I_O)         1.333     3.566 r  lcd_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.566    lcd_data[7]
    AB18                                                              r  lcd_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.386ns (73.362%)  route 0.503ns (26.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.721     1.679    effects/CLK
    SLICE_X1Y88          FDPE                                         r  effects/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.128     1.807 r  effects/led_reg[6]/Q
                         net (fo=1, routed)           0.503     2.310    led_OBUF[6]
    N15                  OBUF (Prop_obuf_I_O)         1.258     3.568 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.568    led[6]
    N15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.458ns (76.966%)  route 0.436ns (23.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.720     1.678    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDPE (Prop_fdpe_C_Q)         0.164     1.842 r  effects/led_reg[3]/Q
                         net (fo=1, routed)           0.436     2.278    led_OBUF[3]
    W10                  OBUF (Prop_obuf_I_O)         1.294     3.572 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.572    led[3]
    W10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.460ns (77.133%)  route 0.433ns (22.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.721     1.679    effects/CLK
    SLICE_X2Y89          FDPE                                         r  effects/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.164     1.843 r  effects/led_reg[0]/Q
                         net (fo=1, routed)           0.433     2.276    led_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.296     3.572 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.572    led[0]
    V10                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.507ns (78.671%)  route 0.409ns (21.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.720     1.678    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDPE (Prop_fdpe_C_Q)         0.148     1.826 r  effects/led_reg[4]/Q
                         net (fo=1, routed)           0.409     2.234    led_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         1.359     3.593 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.593    led[4]
    AA9                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.468ns (76.116%)  route 0.461ns (23.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.721     1.679    effects/CLK
    SLICE_X2Y89          FDPE                                         r  effects/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.148     1.827 r  effects/led_reg[7]/Q
                         net (fo=1, routed)           0.461     2.287    led_OBUF[7]
    Y17                  OBUF (Prop_obuf_I_O)         1.320     3.607 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.607    led[7]
    Y17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_select_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.465ns (72.806%)  route 0.547ns (27.194%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.718     1.676    clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  FSM_onehot_select_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.817 f  FSM_onehot_select_reg_reg[1]/Q
                         net (fo=15, routed)          0.211     2.028    game_control/select_reg__0[1]
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.045     2.073 r  game_control/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.409    seg_OBUF[1]
    Y13                  OBUF (Prop_obuf_I_O)         1.279     3.688 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.688    seg[1]
    Y13                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.389ns (69.044%)  route 0.623ns (30.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.721     1.679    effects/CLK
    SLICE_X1Y88          FDPE                                         r  effects/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141     1.820 r  effects/led_reg[5]/Q
                         net (fo=1, routed)           0.623     2.443    led_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.248     3.690 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.690    led[5]
    T15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 effects/led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.414ns (70.040%)  route 0.605ns (29.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.720     1.678    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDPE (Prop_fdpe_C_Q)         0.164     1.842 r  effects/led_reg[1]/Q
                         net (fo=1, routed)           0.605     2.447    led_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         1.250     3.696 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.696    led[1]
    T14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           587 Endpoints
Min Delay           587 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.224ns  (logic 1.604ns (6.621%)  route 22.620ns (93.379%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_n_IBUF_inst/O
                         net (fo=156, routed)        22.123    23.603    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/lopt
    SLICE_X8Y19          LUT4 (Prop_lut4_I2_O)        0.124    23.727 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398/O
                         net (fo=1, routed)           0.497    24.224    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_261
    RAMB36_X0Y3          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.019     5.531    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            effects/led_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.821ns  (logic 1.630ns (6.842%)  route 22.192ns (93.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.724    23.821    effects/led_reg[7]_0
    SLICE_X2Y87          FDPE                                         f  effects/led_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            effects/led_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.821ns  (logic 1.630ns (6.842%)  route 22.192ns (93.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.724    23.821    effects/led_reg[7]_0
    SLICE_X2Y87          FDPE                                         f  effects/led_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            effects/led_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.821ns  (logic 1.630ns (6.842%)  route 22.192ns (93.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.724    23.821    effects/led_reg[7]_0
    SLICE_X2Y87          FDPE                                         f  effects/led_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            effects/led_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.821ns  (logic 1.630ns (6.842%)  route 22.192ns (93.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.724    23.821    effects/led_reg[7]_0
    SLICE_X2Y87          FDPE                                         f  effects/led_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    effects/CLK
    SLICE_X2Y87          FDPE                                         r  effects/led_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            random_gen/random_num_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.794ns  (logic 1.630ns (6.850%)  route 22.164ns (93.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.696    23.794    random_gen/random_num_reg[0]_0
    SLICE_X4Y90          FDCE                                         f  random_gen/random_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    random_gen/CLK
    SLICE_X4Y90          FDCE                                         r  random_gen/random_num_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            random_gen/random_num_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.794ns  (logic 1.630ns (6.850%)  route 22.164ns (93.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.696    23.794    random_gen/random_num_reg[0]_0
    SLICE_X4Y90          FDCE                                         f  random_gen/random_num_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    random_gen/CLK
    SLICE_X4Y90          FDCE                                         r  random_gen/random_num_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            random_gen/random_num_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.794ns  (logic 1.630ns (6.850%)  route 22.164ns (93.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_n_IBUF_inst/O
                         net (fo=156, routed)        16.468    17.948    game_control/true_press_reg_0[0]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.150    18.098 f  game_control/FSM_sequential_game_state[1]_i_2/O
                         net (fo=413, routed)         5.696    23.794    random_gen/random_num_reg[0]_0
    SLICE_X4Y90          FDPE                                         f  random_gen/random_num_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.894     5.406    random_gen/CLK
    SLICE_X4Y90          FDPE                                         r  random_gen/random_num_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.785ns  (logic 1.604ns (6.743%)  route 22.181ns (93.257%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_n_IBUF_inst/O
                         net (fo=156, routed)        21.839    23.319    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/lopt
    SLICE_X8Y22          LUT4 (Prop_lut4_I2_O)        0.124    23.443 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_326/O
                         net (fo=1, routed)           0.343    23.785    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_213
    RAMB36_X0Y4          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.013     5.525    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.685ns  (logic 1.604ns (6.772%)  route 22.081ns (93.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_n_IBUF_inst/O
                         net (fo=156, routed)        21.739    23.218    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/lopt
    SLICE_X8Y27          LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_320/O
                         net (fo=1, routed)           0.343    23.685    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_209
    RAMB36_X0Y5          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         2.019     5.531    sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  sound_player/music_true/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            game_control/false_press_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.372ns (34.266%)  route 0.714ns (65.734%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[2]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[2]/Q
                         net (fo=2, routed)           0.062     0.240    game_control/Q[2]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.285 f  game_control/false_press_i_4/O
                         net (fo=1, routed)           0.541     0.826    game_control/false_press_i_4_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.042     0.868 r  game_control/false_press_i_3/O
                         net (fo=1, routed)           0.111     0.979    game_control/false_press_i_3_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I4_O)        0.107     1.086 r  game_control/false_press_i_1/O
                         net (fo=1, routed)           0.000     1.086    game_control/false_press_i_1_n_0
    SLICE_X15Y99         FDCE                                         r  game_control/false_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.970     2.176    game_control/CLK
    SLICE_X15Y99         FDCE                                         r  game_control/false_press_reg/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.313ns (24.243%)  route 0.978ns (75.757%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 r  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 f  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.662     1.246    game_control/count[3]_i_3_n_0
    SLICE_X17Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.291 r  game_control/timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.291    game_control/timer[2]
    SLICE_X17Y93         FDCE                                         r  game_control/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.969     2.175    game_control/CLK
    SLICE_X17Y93         FDCE                                         r  game_control/timer_reg[2]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.313ns (24.205%)  route 0.980ns (75.795%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 r  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 f  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.664     1.248    game_control/count[3]_i_3_n_0
    SLICE_X17Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.293 r  game_control/timer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.293    game_control/timer[7]
    SLICE_X17Y93         FDCE                                         r  game_control/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.969     2.175    game_control/CLK
    SLICE_X17Y93         FDCE                                         r  game_control/timer_reg[7]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/target_led_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.314ns (23.164%)  route 1.042ns (76.836%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 f  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 r  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.426     1.010    game_control/count[3]_i_3_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.046     1.056 r  game_control/target_led[7]_i_1/O
                         net (fo=8, routed)           0.300     1.356    game_control/target_led[7]_i_1_n_0
    SLICE_X4Y89          FDCE                                         r  game_control/target_led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.996     2.202    game_control/CLK
    SLICE_X4Y89          FDCE                                         r  game_control/target_led_reg[6]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/target_led_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.314ns (23.164%)  route 1.042ns (76.836%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 f  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 r  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.426     1.010    game_control/count[3]_i_3_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.046     1.056 r  game_control/target_led[7]_i_1/O
                         net (fo=8, routed)           0.300     1.356    game_control/target_led[7]_i_1_n_0
    SLICE_X4Y89          FDCE                                         r  game_control/target_led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.996     2.202    game_control/CLK
    SLICE_X4Y89          FDCE                                         r  game_control/target_led_reg[7]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.313ns (23.064%)  route 1.044ns (76.936%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 r  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 f  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.728     1.312    game_control/count[3]_i_3_n_0
    SLICE_X17Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.357 r  game_control/timer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.357    game_control/timer[8]
    SLICE_X17Y93         FDCE                                         r  game_control/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.969     2.175    game_control/CLK
    SLICE_X17Y93         FDCE                                         r  game_control/timer_reg[8]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.313ns (22.915%)  route 1.053ns (77.085%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 r  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 f  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.737     1.321    game_control/count[3]_i_3_n_0
    SLICE_X17Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.366 r  game_control/timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.366    game_control/timer[12]
    SLICE_X17Y94         FDCE                                         r  game_control/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.969     2.175    game_control/CLK
    SLICE_X17Y94         FDCE                                         r  game_control/timer_reg[12]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/target_led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.314ns (22.829%)  route 1.061ns (77.171%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 f  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 r  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.426     1.010    game_control/count[3]_i_3_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.046     1.056 r  game_control/target_led[7]_i_1/O
                         net (fo=8, routed)           0.320     1.375    game_control/target_led[7]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  game_control/target_led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.996     2.202    game_control/CLK
    SLICE_X6Y88          FDCE                                         r  game_control/target_led_reg[0]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/target_led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.314ns (22.829%)  route 1.061ns (77.171%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 f  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 r  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.426     1.010    game_control/count[3]_i_3_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.046     1.056 r  game_control/target_led[7]_i_1/O
                         net (fo=8, routed)           0.320     1.375    game_control/target_led[7]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  game_control/target_led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.996     2.202    game_control/CLK
    SLICE_X6Y88          FDCE                                         r  game_control/target_led_reg[2]/C

Slack:                    inf
  Source:                 btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            game_control/target_led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.314ns (22.829%)  route 1.061ns (77.171%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  btn_reg[0]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  btn_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    game_control/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.317 f  game_control/count[3]_i_5/O
                         net (fo=1, routed)           0.222     0.539    game_control/count[3]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.584 r  game_control/count[3]_i_3/O
                         net (fo=55, routed)          0.426     1.010    game_control/count[3]_i_3_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.046     1.056 r  game_control/target_led[7]_i_1/O
                         net (fo=8, routed)           0.320     1.375    game_control/target_led[7]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  game_control/target_led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.996     2.202    game_control/CLK
    SLICE_X6Y88          FDCE                                         r  game_control/target_led_reg[3]/C





