{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763768467629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763768467630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 18:41:07 2025 " "Processing started: Fri Nov 21 18:41:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763768467630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763768467630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RiscVpc -c RiscVpc " "Command: quartus_sta RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763768467630 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763768467777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763768468417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763768468417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768468459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768468459 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1763768468957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscVpc.sdc " "Synopsys Design Constraints File file not found: 'RiscVpc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1763768468995 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768468996 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkFPGA clkFPGA " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkFPGA clkFPGA" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763768468998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 40 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 40 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763768468998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763768468998 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763768468998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768468999 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763768469000 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:pcInst\|address\[3\] pc:pcInst\|address\[3\] " "create_clock -period 1.000 -name pc:pcInst\|address\[3\] pc:pcInst\|address\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763768469000 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763768469000 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768469006 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768469006 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768469006 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763768469006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1763768469008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763768469009 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763768469009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763768469024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763768469081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763768469081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.480 " "Worst-case setup slack is -13.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.480           -1670.234 clkFPGA  " "  -13.480           -1670.234 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.711            -994.759 clk  " "  -12.711            -994.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.294             -14.521 pc:pcInst\|address\[3\]  " "   -7.294             -14.521 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.083              -6.083 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.083              -6.083 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768469084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 clk  " "    0.276               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.504               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 clkFPGA  " "    1.233               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.276               0.000 pc:pcInst\|address\[3\]  " "    4.276               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768469092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768469096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768469100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -63.875 clk  " "   -0.394             -63.875 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 pc:pcInst\|address\[3\]  " "    0.461               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.297               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.297               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.399               0.000 clkFPGA  " "    9.399               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768469102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768469102 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763768469145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763768469186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763768470693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768470791 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768470791 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768470791 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763768470791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763768470791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763768470805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763768470805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.768 " "Worst-case setup slack is -12.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.768           -1584.156 clkFPGA  " "  -12.768           -1584.156 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.128            -947.877 clk  " "  -12.128            -947.877 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.166             -14.237 pc:pcInst\|address\[3\]  " "   -7.166             -14.237 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.022              -6.022 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.022              -6.022 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768470807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.036 " "Worst-case hold slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 clk  " "   -0.036              -0.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.495               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 clkFPGA  " "    0.879               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.176               0.000 pc:pcInst\|address\[3\]  " "    4.176               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768470816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768470820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768470823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -59.316 clk  " "   -0.394             -59.316 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 pc:pcInst\|address\[3\]  " "    0.452               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.255               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.255               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.321               0.000 clkFPGA  " "    9.321               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768470826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768470826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763768470868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763768471032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763768472256 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768472350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768472350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768472350 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763768472350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763768472350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763768472357 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763768472357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.753 " "Worst-case setup slack is -9.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.753           -1086.465 clkFPGA  " "   -9.753           -1086.465 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.386            -679.684 clk  " "   -8.386            -679.684 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.535              -7.064 pc:pcInst\|address\[3\]  " "   -3.535              -7.064 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975              -1.975 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.975              -1.975 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768472359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clk  " "    0.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.270               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 clkFPGA  " "    0.805               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.399               0.000 pc:pcInst\|address\[3\]  " "    2.399               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768472368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768472372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768472375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.338 " "Worst-case minimum pulse width slack is -0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338             -30.955 clk  " "   -0.338             -30.955 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 pc:pcInst\|address\[3\]  " "    0.464               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.553               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.553               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 clkFPGA  " "    9.414               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768472378 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763768472418 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768472618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768472618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763768472618 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763768472618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763768472618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763768472625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763768472625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.248 " "Worst-case setup slack is -8.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.248            -942.325 clkFPGA  " "   -8.248            -942.325 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.240            -580.348 clk  " "   -7.240            -580.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388              -6.771 pc:pcInst\|address\[3\]  " "   -3.388              -6.771 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509              -1.509 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.509              -1.509 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768472627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 clkFPGA  " "    0.529               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.307               0.000 pc:pcInst\|address\[3\]  " "    2.307               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768472636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768472640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763768472644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.320 " "Worst-case minimum pulse width slack is -0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320             -29.582 clk  " "   -0.320             -29.582 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 pc:pcInst\|address\[3\]  " "    0.471               0.000 pc:pcInst\|address\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.543               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.543               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 clkFPGA  " "    9.413               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763768472647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763768472647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763768474523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763768474524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5410 " "Peak virtual memory: 5410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763768474608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 18:41:14 2025 " "Processing ended: Fri Nov 21 18:41:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763768474608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763768474608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763768474608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763768474608 ""}
