(footprint "SIP3-UA" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>Type: 3-pin SIP, conventional leadframe</b><p>\nSource: http://www.allegromicro.com/en/Products/Packaging/pkghall1.pdf")
  (fp_text reference ">NAME" (at -1.905 2.54) (layer "F.SilkS")
    (effects (font (size 1.1684 1.1684) (thickness 0.1016)) (justify left bottom))
    (tstamp d8193630-9b2f-45f8-927c-cb7c366f550d)
  )
  (fp_text value ">VALUE" (at -1.905 -1.27) (layer "F.Fab")
    (effects (font (size 1.1684 1.1684) (thickness 0.1016)) (justify left bottom))
    (tstamp 77de0df6-2cb2-42e6-871b-99cb581a931d)
  )
  (fp_line (start 1.95 0.11) (end 1.95 -0.425) (layer "F.SilkS") (width 0.2032) (tstamp 79418254-8bc8-4f6d-ac54-9685ccc51748))
  (fp_line (start -1.16 0.9) (end 1.16 0.9) (layer "F.SilkS") (width 0.2032) (tstamp 92af0262-6d8a-4b5c-b2b0-f02c8d6de8a1))
  (fp_line (start -1.95 -0.425) (end -1.95 0.11) (layer "F.SilkS") (width 0.2032) (tstamp c71965f4-2656-4e6f-9488-809ca95549cd))
  (fp_line (start 1.95 -0.425) (end -1.95 -0.425) (layer "F.Fab") (width 0.2032) (tstamp 6633a54c-f93f-4cff-9623-e90f1b1a9b25))
  (fp_line (start -1.95 0.11) (end -1.16 0.9) (layer "F.Fab") (width 0.2032) (tstamp 7937fa11-ba03-416e-bf89-142a6ec500a2))
  (fp_line (start 1.16 0.9) (end 1.95 0.11) (layer "F.Fab") (width 0.2032) (tstamp af2f10ef-14f1-4d18-867f-1d0aa1bcb1cd))
  (pad "1" thru_hole oval (at -1.27 0 90) (size 1.4 0.7) (drill 0.6) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016) (tstamp 581ed682-a42a-43ee-ac26-dab97d1c33bf))
  (pad "2" thru_hole oval (at 0 0 90) (size 1.4 0.7) (drill 0.6) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016) (tstamp a535574d-15e9-426b-8586-964e76274e1c))
  (pad "3" thru_hole oval (at 1.27 0 90) (size 1.4 0.7) (drill 0.6) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016) (tstamp da58c969-c437-4eb4-8553-a32872a00c1b))
)
