// Seed: 132044550
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always force id_2 = id_1;
  initial begin
    id_2 = #id_4  ~id_3;
    id_2 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6
    , id_11,
    input wire id_7,
    input wand id_8,
    output tri id_9
);
  assign id_3 = id_5 ^ "";
  reg id_12;
  always @(posedge id_0) begin
    id_12 <= id_1 == id_8;
  end
  xnor (id_3, id_14, id_2, id_5, id_11, id_15, id_13, id_1, id_17, id_8, id_12, id_7, id_16, id_0);
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0(
      id_12, id_12, id_14
  );
  integer id_18;
endmodule
