<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="simple_fifo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fifo_design.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_design.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fifo_design.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_design.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fifo_design.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fifo_design.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fifo_design.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_design.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fifo_design.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_design.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fifo_design.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fifo_design.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fifo_design.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fifo_design.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_design.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_design_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_design_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_design_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_design_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fifo_design_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_design_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_design_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fifo_design_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fifo_design_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_design_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_design_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fifo_design_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fifo_design_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_design_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fifo_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fifo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_fifo_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1560015012" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560015012" xil_pn:in_ck="2086551074467861246" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_design.v"/>
      <outfile xil_pn:name="tb_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1560015012" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2841892338187845520" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560015012" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3693905689089259566" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560015012" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7402334552221632143" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560015012" xil_pn:in_ck="2086551074467861246" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_design.v"/>
      <outfile xil_pn:name="tb_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1560015019" xil_pn:in_ck="2086551074467861246" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4665792152941197919" xil_pn:start_ts="1560015012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_fifo_beh.prj"/>
      <outfile xil_pn:name="tb_fifo_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1560015020" xil_pn:in_ck="4081711447851284616" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4035720905726191070" xil_pn:start_ts="1560015019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_fifo_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4555694403219468434" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8268602327476143885" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7667236918089247572" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1559994449" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4967100588296667261" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1559994464" xil_pn:in_ck="-8874278290953933471" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3360953478721805602" xil_pn:start_ts="1559994449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fifo_design.lso"/>
      <outfile xil_pn:name="fifo_design.ngc"/>
      <outfile xil_pn:name="fifo_design.ngr"/>
      <outfile xil_pn:name="fifo_design.prj"/>
      <outfile xil_pn:name="fifo_design.stx"/>
      <outfile xil_pn:name="fifo_design.syr"/>
      <outfile xil_pn:name="fifo_design.xst"/>
      <outfile xil_pn:name="fifo_design_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1560014833" xil_pn:in_ck="2004835774971499145" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5825960684819806721" xil_pn:start_ts="1560014833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1560014839" xil_pn:in_ck="-2078728411590176404" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7467362898595528820" xil_pn:start_ts="1560014833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fifo_design.bld"/>
      <outfile xil_pn:name="fifo_design.ngd"/>
      <outfile xil_pn:name="fifo_design_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1560014915" xil_pn:in_ck="3395274971497166669" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1405206279585514545" xil_pn:start_ts="1560014906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fifo_design.pcf"/>
      <outfile xil_pn:name="fifo_design_map.map"/>
      <outfile xil_pn:name="fifo_design_map.mrp"/>
      <outfile xil_pn:name="fifo_design_map.ncd"/>
      <outfile xil_pn:name="fifo_design_map.ngm"/>
      <outfile xil_pn:name="fifo_design_map.xrpt"/>
      <outfile xil_pn:name="fifo_design_summary.xml"/>
      <outfile xil_pn:name="fifo_design_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1560014926" xil_pn:in_ck="2953103118238214726" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1560014915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fifo_design.ncd"/>
      <outfile xil_pn:name="fifo_design.pad"/>
      <outfile xil_pn:name="fifo_design.par"/>
      <outfile xil_pn:name="fifo_design.ptwx"/>
      <outfile xil_pn:name="fifo_design.unroutes"/>
      <outfile xil_pn:name="fifo_design.xpi"/>
      <outfile xil_pn:name="fifo_design_pad.csv"/>
      <outfile xil_pn:name="fifo_design_pad.txt"/>
      <outfile xil_pn:name="fifo_design_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1560014926" xil_pn:in_ck="249847278640394057" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1560014921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fifo_design.twr"/>
      <outfile xil_pn:name="fifo_design.twx"/>
    </transform>
    <transform xil_pn:end_ts="1560011651" xil_pn:in_ck="2004835774971491652" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1560011636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
