[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1240       tick       3100847       1441689       1394292       3100847 
      2   1240       tick       4387323       2146635       2128417       4387323 
      3   1240       tick       4389917       2148681       2128058       4389917 
      4   1240       tick       4388521       2148053       2126243       4388521 
      5   1240       tick       4382271       2144367       2123403       4382271 
      6   1240       tick       4380606       2144086       2125029       4380606 
      7   1240       tick       4387409       2146308       2126691       4387409 
      8   1240       tick       4386106       2146765       2130843       4386106 
      9   1240       tick       4388481       2147488       2132238       4388481 
     10   1240       tick       4380505       2143723       2128087       4380505 
     11   1240       tick       4379699       2143671       2127842       4379699 
     12   1240       tick       4381611       2144424       2119819       4381611 
     13   1240       tick       4376333       2141507       2116835       4376333 
     14   1240       tick       4390183       2148283       2130016       4390183 
     15   1240       tick       4391866       2149281       2127998       4391866 
     16   1240       tick       4378062       2141929       2125019       4378062 
     17   1240       tick       4381568       2145109       2125594       4381568 
     18   1240       tick       4376527       2141782       2125839       4376527 
     19   1240       tick       4385200       2146265       2130805       4385200 
     20   1240       tick       4389418       2147985       2132450       4389418 
     21   1240       exit       3519085       1722424       1706570       3519085 
