{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 11:28:47 2021 " "Info: Processing started: Thu Nov 04 11:28:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off matrix8xRotate -c matrix8xRotate " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off matrix8xRotate -c matrix8xRotate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt_scan\[4\] register cnt_scan\[18\] 109.78 MHz 9.109 ns Internal " "Info: Clock \"clk\" has Internal fmax of 109.78 MHz between source register \"cnt_scan\[4\]\" and destination register \"cnt_scan\[18\]\" (period= 9.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.400 ns + Longest register register " "Info: + Longest register to register delay is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_scan\[4\] 1 REG LC_X3_Y7_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N6; Fanout = 4; REG Node = 'cnt_scan\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_scan[4] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.914 ns) 2.217 ns Equal0~282 2 COMB LC_X2_Y7_N4 1 " "Info: 2: + IC(1.303 ns) + CELL(0.914 ns) = 2.217 ns; Loc. = LC_X2_Y7_N4; Fanout = 1; COMB Node = 'Equal0~282'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { cnt_scan[4] Equal0~282 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.511 ns) 3.484 ns Equal0~283 3 COMB LC_X2_Y7_N2 1 " "Info: 3: + IC(0.756 ns) + CELL(0.511 ns) = 3.484 ns; Loc. = LC_X2_Y7_N2; Fanout = 1; COMB Node = 'Equal0~283'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { Equal0~282 Equal0~283 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.740 ns) 4.935 ns Equal0~289 4 COMB LC_X2_Y7_N6 27 " "Info: 4: + IC(0.711 ns) + CELL(0.740 ns) = 4.935 ns; Loc. = LC_X2_Y7_N6; Fanout = 27; COMB Node = 'Equal0~289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { Equal0~283 Equal0~289 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(1.760 ns) 8.400 ns cnt_scan\[18\] 5 REG LC_X5_Y7_N0 4 " "Info: 5: + IC(1.705 ns) + CELL(1.760 ns) = 8.400 ns; Loc. = LC_X5_Y7_N0; Fanout = 4; REG Node = 'cnt_scan\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { Equal0~289 cnt_scan[18] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.925 ns ( 46.73 % ) " "Info: Total cell delay = 3.925 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.475 ns ( 53.27 % ) " "Info: Total interconnect delay = 4.475 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { cnt_scan[4] Equal0~282 Equal0~283 Equal0~289 cnt_scan[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { cnt_scan[4] {} Equal0~282 {} Equal0~283 {} Equal0~289 {} cnt_scan[18] {} } { 0.000ns 1.303ns 0.756ns 0.711ns 1.705ns } { 0.000ns 0.914ns 0.511ns 0.740ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cnt_scan\[18\] 2 REG LC_X5_Y7_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y7_N0; Fanout = 4; REG Node = 'cnt_scan\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cnt_scan[18] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[18] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cnt_scan\[4\] 2 REG LC_X3_Y7_N6 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y7_N6; Fanout = 4; REG Node = 'cnt_scan\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cnt_scan[4] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[18] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { cnt_scan[4] Equal0~282 Equal0~283 Equal0~289 cnt_scan[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { cnt_scan[4] {} Equal0~282 {} Equal0~283 {} Equal0~289 {} cnt_scan[18] {} } { 0.000ns 1.303ns 0.756ns 0.711ns 1.705ns } { 0.000ns 0.914ns 0.511ns 0.740ns 1.760ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[18] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "clk1 reset clk 2.386 ns register " "Info: tsu for register \"clk1\" (data pin = \"reset\", clock pin = \"clk\") is 2.386 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.734 ns + Longest pin register " "Info: + Longest pin to register delay is 5.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 33; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.804 ns) 5.734 ns clk1 2 REG LC_X3_Y7_N1 7 " "Info: 2: + IC(3.767 ns) + CELL(0.804 ns) = 5.734 ns; Loc. = LC_X3_Y7_N1; Fanout = 7; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { reset clk1 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 34.30 % ) " "Info: Total cell delay = 1.967 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 65.70 % ) " "Info: Total interconnect delay = 3.767 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.734 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 3.767ns } { 0.000ns 1.163ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns clk1 2 REG LC_X3_Y7_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y7_N1; Fanout = 7; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk clk1 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.734 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 3.767ns } { 0.000ns 1.163ns 0.804ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[4\] i\[1\] 42.930 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[4\]\" through register \"i\[1\]\" is 42.930 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.840 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X3_Y7_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X3_Y7_N1; Fanout = 7; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.865 ns) + CELL(0.918 ns) 9.840 ns i\[1\] 3 REG LC_X9_Y5_N9 73 " "Info: 3: + IC(4.865 ns) + CELL(0.918 ns) = 9.840 ns; Loc. = LC_X9_Y5_N9; Fanout = 73; REG Node = 'i\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.783 ns" { clk1 i[1] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.30 % ) " "Info: Total cell delay = 3.375 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.465 ns ( 65.70 % ) " "Info: Total interconnect delay = 6.465 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { clk clk1 i[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { clk {} clk~combout {} clk1 {} i[1] {} } { 0.000ns 0.000ns 1.600ns 4.865ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.714 ns + Longest register pin " "Info: + Longest register to pin delay is 32.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[1\] 1 REG LC_X9_Y5_N9 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N9; Fanout = 73; REG Node = 'i\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.675 ns) + CELL(0.747 ns) 3.422 ns Add2~66 2 COMB LC_X12_Y1_N2 2 " "Info: 2: + IC(2.675 ns) + CELL(0.747 ns) = 3.422 ns; Loc. = LC_X12_Y1_N2; Fanout = 2; COMB Node = 'Add2~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.422 ns" { i[1] Add2~66 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.545 ns Add2~64 3 COMB LC_X12_Y1_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.545 ns; Loc. = LC_X12_Y1_N3; Fanout = 2; COMB Node = 'Add2~64'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add2~66 Add2~64 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.360 ns Add2~61 4 COMB LC_X12_Y1_N4 4 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.360 ns; Loc. = LC_X12_Y1_N4; Fanout = 4; COMB Node = 'Add2~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add2~64 Add2~61 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.978 ns) 6.030 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~COUT 5 COMB LC_X12_Y1_N8 1 " "Info: 5: + IC(0.692 ns) + CELL(0.978 ns) = 6.030 ns; Loc. = LC_X12_Y1_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Add2~61 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.845 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~49 6 COMB LC_X12_Y1_N9 3 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 6.845 ns; Loc. = LC_X12_Y1_N9; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(0.978 ns) 10.181 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~44 7 COMB LC_X12_Y2_N6 2 " "Info: 7: + IC(2.358 ns) + CELL(0.978 ns) = 10.181 ns; Loc. = LC_X12_Y2_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.304 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~42 8 COMB LC_X12_Y2_N7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 10.304 ns; Loc. = LC_X12_Y2_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.427 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~46 9 COMB LC_X12_Y2_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 10.427 ns; Loc. = LC_X12_Y2_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.242 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~39 10 COMB LC_X12_Y2_N9 7 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 11.242 ns; Loc. = LC_X12_Y2_N9; Fanout = 7; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[3\]~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.200 ns) 12.251 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[38\]~24 11 COMB LC_X12_Y2_N4 4 " "Info: 11: + IC(0.809 ns) + CELL(0.200 ns) = 12.251 ns; Loc. = LC_X12_Y2_N4; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[38\]~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[38]~24 } "NODE_NAME" } } { "db/alt_u_div_jie.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/alt_u_div_jie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.978 ns) 15.313 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~56 12 COMB LC_X12_Y5_N1 2 " "Info: 12: + IC(2.084 ns) + CELL(0.978 ns) = 15.313 ns; Loc. = LC_X12_Y5_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[38]~24 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.436 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~50 13 COMB LC_X12_Y5_N2 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 15.436 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.559 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~58 14 COMB LC_X12_Y5_N3 1 " "Info: 14: + IC(0.000 ns) + CELL(0.123 ns) = 15.559 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~58'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.374 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~51 15 COMB LC_X12_Y5_N4 4 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 16.374 ns; Loc. = LC_X12_Y5_N4; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.511 ns) 17.684 ns lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[45\]~391 16 COMB LC_X12_Y5_N8 17 " "Info: 16: + IC(0.799 ns) + CELL(0.511 ns) = 17.684 ns; Loc. = LC_X12_Y5_N8; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_unl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_jie:divider\|StageOut\[45\]~391'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[45]~391 } "NODE_NAME" } } { "db/alt_u_div_jie.tdf" "" { Text "C:/Verilog_Class/matrix8xRotate/db/alt_u_div_jie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(0.200 ns) 21.515 ns Mux19~417 17 COMB LC_X11_Y4_N0 1 " "Info: 17: + IC(3.631 ns) + CELL(0.200 ns) = 21.515 ns; Loc. = LC_X11_Y4_N0; Fanout = 1; COMB Node = 'Mux19~417'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.831 ns" { lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[45]~391 Mux19~417 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 22.787 ns Mux19~418 18 COMB LC_X11_Y4_N8 1 " "Info: 18: + IC(0.761 ns) + CELL(0.511 ns) = 22.787 ns; Loc. = LC_X11_Y4_N8; Fanout = 1; COMB Node = 'Mux19~418'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Mux19~417 Mux19~418 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 23.292 ns Mux19~420 19 COMB LC_X11_Y4_N9 1 " "Info: 19: + IC(0.305 ns) + CELL(0.200 ns) = 23.292 ns; Loc. = LC_X11_Y4_N9; Fanout = 1; COMB Node = 'Mux19~420'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux19~418 Mux19~420 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.740 ns) 25.832 ns Mux67~27 20 COMB LC_X9_Y4_N3 1 " "Info: 20: + IC(1.800 ns) + CELL(0.740 ns) = 25.832 ns; Loc. = LC_X9_Y4_N3; Fanout = 1; COMB Node = 'Mux67~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { Mux19~420 Mux67~27 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 26.761 ns Mux67~28 21 COMB LC_X9_Y4_N0 1 " "Info: 21: + IC(0.729 ns) + CELL(0.200 ns) = 26.761 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'Mux67~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Mux67~27 Mux67~28 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(2.322 ns) 32.714 ns segout\[4\] 22 PIN PIN_6 0 " "Info: 22: + IC(3.631 ns) + CELL(2.322 ns) = 32.714 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'segout\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { Mux67~28 segout[4] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.440 ns ( 38.03 % ) " "Info: Total cell delay = 12.440 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.274 ns ( 61.97 % ) " "Info: Total interconnect delay = 20.274 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.714 ns" { i[1] Add2~66 Add2~64 Add2~61 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[38]~24 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[45]~391 Mux19~417 Mux19~418 Mux19~420 Mux67~27 Mux67~28 segout[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "32.714 ns" { i[1] {} Add2~66 {} Add2~64 {} Add2~61 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[38]~24 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[45]~391 {} Mux19~417 {} Mux19~418 {} Mux19~420 {} Mux67~27 {} Mux67~28 {} segout[4] {} } { 0.000ns 2.675ns 0.000ns 0.000ns 0.692ns 0.000ns 2.358ns 0.000ns 0.000ns 0.000ns 0.809ns 2.084ns 0.000ns 0.000ns 0.000ns 0.799ns 3.631ns 0.761ns 0.305ns 1.800ns 0.729ns 3.631ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.978ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.200ns 0.511ns 0.200ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { clk clk1 i[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { clk {} clk~combout {} clk1 {} i[1] {} } { 0.000ns 0.000ns 1.600ns 4.865ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.714 ns" { i[1] Add2~66 Add2~64 Add2~61 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[38]~24 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[45]~391 Mux19~417 Mux19~418 Mux19~420 Mux67~27 Mux67~28 segout[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "32.714 ns" { i[1] {} Add2~66 {} Add2~64 {} Add2~61 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~COUT {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~49 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~44 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~42 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~46 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_j7c:add_sub_5|add_sub_cella[3]~39 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[38]~24 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~56 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~50 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~58 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~51 {} lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|StageOut[45]~391 {} Mux19~417 {} Mux19~418 {} Mux19~420 {} Mux67~27 {} Mux67~28 {} segout[4] {} } { 0.000ns 2.675ns 0.000ns 0.000ns 0.692ns 0.000ns 2.358ns 0.000ns 0.000ns 0.000ns 0.809ns 2.084ns 0.000ns 0.000ns 0.000ns 0.799ns 3.631ns 0.761ns 0.305ns 1.800ns 0.729ns 3.631ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.978ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.200ns 0.511ns 0.200ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "i\[3\] reset clk 5.458 ns register " "Info: th for register \"i\[3\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.840 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X3_Y7_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X3_Y7_N1; Fanout = 7; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.865 ns) + CELL(0.918 ns) 9.840 ns i\[3\] 3 REG LC_X10_Y5_N9 44 " "Info: 3: + IC(4.865 ns) + CELL(0.918 ns) = 9.840 ns; Loc. = LC_X10_Y5_N9; Fanout = 44; REG Node = 'i\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.783 ns" { clk1 i[3] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.30 % ) " "Info: Total cell delay = 3.375 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.465 ns ( 65.70 % ) " "Info: Total interconnect delay = 6.465 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { clk clk1 i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { clk {} clk~combout {} clk1 {} i[3] {} } { 0.000ns 0.000ns 1.600ns 4.865ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.603 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 33; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(1.243 ns) 4.603 ns i\[3\] 2 REG LC_X10_Y5_N9 44 " "Info: 2: + IC(2.197 ns) + CELL(1.243 ns) = 4.603 ns; Loc. = LC_X10_Y5_N9; Fanout = 44; REG Node = 'i\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { reset i[3] } "NODE_NAME" } } { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 52.27 % ) " "Info: Total cell delay = 2.406 ns ( 52.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 47.73 % ) " "Info: Total interconnect delay = 2.197 ns ( 47.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { reset i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.603 ns" { reset {} reset~combout {} i[3] {} } { 0.000ns 0.000ns 2.197ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { clk clk1 i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { clk {} clk~combout {} clk1 {} i[3] {} } { 0.000ns 0.000ns 1.600ns 4.865ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { reset i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.603 ns" { reset {} reset~combout {} i[3] {} } { 0.000ns 0.000ns 2.197ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 11:28:49 2021 " "Info: Processing ended: Thu Nov 04 11:28:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
