--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP02.twx TOP02.ncd -o TOP02.twr TOP02.pcf

Design file:              TOP02.ncd
Physical constraint file: TOP02.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
AddressRAM<0>|    0.397(R)|    1.259(R)|CLK_BUFGP         |   0.000|
AddressRAM<1>|    0.297(R)|    1.339(R)|CLK_BUFGP         |   0.000|
AddressRAM<2>|    0.085(R)|    1.508(R)|CLK_BUFGP         |   0.000|
AddressRAM<3>|    0.561(R)|    1.127(R)|CLK_BUFGP         |   0.000|
CW0          |    0.188(R)|    1.296(R)|CLK_BUFGP         |   0.000|
CW1          |    0.199(R)|    1.127(R)|CLK_BUFGP         |   0.000|
CW2          |   -0.044(R)|    1.308(R)|CLK_BUFGP         |   0.000|
CW3          |    0.190(R)|    1.488(R)|CLK_BUFGP         |   0.000|
Sel_ALU<0>   |    3.979(R)|    0.319(R)|CLK_BUFGP         |   0.000|
Sel_ALU<1>   |    4.041(R)|    0.382(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Anodo<0>    |    8.299(R)|CLK_BUFGP         |   0.000|
Anodo<1>    |    8.294(R)|CLK_BUFGP         |   0.000|
Anodo<2>    |    7.906(R)|CLK_BUFGP         |   0.000|
Anodo<3>    |    8.388(R)|CLK_BUFGP         |   0.000|
Catodo<0>   |   14.395(R)|CLK_BUFGP         |   0.000|
Catodo<1>   |   14.622(R)|CLK_BUFGP         |   0.000|
Catodo<2>   |   13.032(R)|CLK_BUFGP         |   0.000|
Catodo<3>   |   14.118(R)|CLK_BUFGP         |   0.000|
Catodo<4>   |   13.971(R)|CLK_BUFGP         |   0.000|
Catodo<5>   |   13.232(R)|CLK_BUFGP         |   0.000|
Catodo<6>   |   13.937(R)|CLK_BUFGP         |   0.000|
SalFZ       |    7.310(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.630|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Sel_ALU<0>     |Catodo<0>      |   13.057|
Sel_ALU<0>     |Catodo<1>      |   13.284|
Sel_ALU<0>     |Catodo<2>      |   11.694|
Sel_ALU<0>     |Catodo<3>      |   12.780|
Sel_ALU<0>     |Catodo<4>      |   12.633|
Sel_ALU<0>     |Catodo<5>      |   11.894|
Sel_ALU<0>     |Catodo<6>      |   12.599|
Sel_ALU<1>     |Catodo<0>      |   13.219|
Sel_ALU<1>     |Catodo<1>      |   13.446|
Sel_ALU<1>     |Catodo<2>      |   11.856|
Sel_ALU<1>     |Catodo<3>      |   12.942|
Sel_ALU<1>     |Catodo<4>      |   12.795|
Sel_ALU<1>     |Catodo<5>      |   12.056|
Sel_ALU<1>     |Catodo<6>      |   12.761|
---------------+---------------+---------+


Analysis completed Wed Dec 13 10:18:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



